|
|
 |
|
Part No. |
CY25245
|
OCR Text |
.... the input reference signal is divided by q and fed to the phase detector. a signal from the vco is divided by p and fed back to the phase detector also. the pll will force the frequency of the vco output signal to change until the divided... |
Description |
Clocks and Buffers
|
File Size |
117.89K /
11 Page |
View
it Online |
Download Datasheet
|
|
|
 |
CYPRESS[Cypress Semiconductor]
|
Part No. |
W183 W183-5 W183G W183-5G
|
OCR Text |
.... The input reference signal is divided by Q and fed to the phase detector. A signal from the VCO is divided by P and fed back to the phase detector also. The PLL will force the frequency of the VCO output signal to change until the divided... |
Description |
Clocks and Buffers : Application Specific Clocks Full Feature Peak Reducing EMI Solution
|
File Size |
124.04K /
9 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Zarlink
|
Part No. |
MT8940 118
|
OCR Text |
... in Figure 3. A master clock is divided down to 8 kHz where it is compared with the 8 kHz input, and depending on the output of the phase comparison, the master clock frequency is corrected. The MT8940 achieves the frequency correction in b... |
Description |
ISO-CMOS ST-BUS? FAMILY From old datasheet system
|
File Size |
492.69K /
19 Page |
View
it Online |
Download Datasheet
|
|
|
 |
LAPIS SEMICONDUCTOR CO LTD
|
Part No. |
MSM5265GS-BK MSM5265GS-K
|
OCR Text |
...al is formed. this frequency is divided into either 1/8 or 1/4 by the internal dividing circuit. the 1/8 divided frequency is used in the static display mode, while the 1/4 divided frequency is used as the common signal in the 1/2 duty dyna... |
Description |
LIQUID CRYSTAL DISPLAY DRIVER, PQFP100
|
File Size |
179.79K /
19 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|