| |
|
 |
ICS
|
| Part No. |
ICS85211I-01
|
| OCR Text |
...ifferential input levels: LVDS, lvpecl, hstl, SSTL, HCSL * Maximum output frequency: 700MHz * Translates any single-ended input signal to hstl levels with resistor bias on nCLK input * Output skew: 30ps (maximum) * Part-to-part skew: 250ps ... |
| Description |
Low-Skew, 1-to-2, Differential-to- hstl Fanout Buffer. VOHmax=1.4V. Industrial Temperature.
|
| File Size |
94.63K /
13 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ICST[Integrated Circuit Systems]
|
| Part No. |
ICS85214I ICS85214AGI ICS85214AGIL ICS85214AGILF
|
| OCR Text |
...ifferential input levels: LVDS, lvpecl, hstl, SSTL, HCSL * CLK1 can accept the following input levels: LVCMOS or LVTTL * Output frequency up to 700MHz * Translates any single ended input signal to hstl levels with resistor bias on nCLK0 inp... |
| Description |
LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-hstl FANOUT BUFFER
Low Skew, 1-to-5, Differential-to-hstl Fanout Buffer. VOHmax=1.4V
|
| File Size |
174.70K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICST[Integrated Circuit Systems]
|
| Part No. |
ICS85214 ICS85214AG
|
| OCR Text |
...ifferential input levels: LVDS, lvpecl, hstl, SSTL, HCSL * CLK1 can accept the following input levels: LVCMOS or LVTTL * Output frequency up to 700MHz * Translates any single ended input signal to hstl levels with resistor bias on nCLK0 inp... |
| Description |
LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-hstl FANOUT BUFFER
Low Skew, 1-to-5, Differential-to- hstl Fanout Buffer. VOHmax=1.4V
|
| File Size |
105.82K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS8521I
|
| OCR Text |
...table differential CLK, nCLK or lvpecl clock inputs * CLK, nCLK pair can accept the following differential input levels: lvpecl, LVDS, hstl, SSTL, HCSL * PCLK, nPCLK supports the following input types: lvpecl, CML, SSTL * Maximum output fre... |
| Description |
Low Skew, 1-to-9, Differential-to- hstl Fanout Buffer. Industrial Temp. VOHmax=1.4V. (P)
|
| File Size |
115.29K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS8521
|
| OCR Text |
...table differential CLK, nCLK or lvpecl clock inputs * CLK, nCLK pair can accept the following differential input levels: lvpecl, LVDS, hstl, SSTL, HCSL * PCLK, nPCLK supports the following input types: lvpecl, CML, SSTL * Maximum output fre... |
| Description |
Low Skew, 1-to-9, Differential-to- hstl Fanout Buffer. VOHmax=1.4V
|
| File Size |
267.52K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
M2004-02
|
| OCR Text |
...ferential input compatible with lvpecl, l vds, hstl, sstl, etc. dual input mux parallel programming t unable loop filter response differential lvpecl outputs 3.3v operation small 9mm x 9mm smt package features applications sonet / sdh / 10g... |
| Description |
Frequency Synthesizer
|
| File Size |
1,619.77K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
ON Semiconductor
|
| Part No. |
NB4N527S
|
| OCR Text |
...ting anylevel tm input signal (lvpecl, cml, hstl, lvds, or lvttl/lvcmos) to lvds. depending on the distance, noise immunity of the system design, and transmission line media, this device will receive, drive or translate data or clock signa... |
| Description |
3.3V, 2.5Gb/s Dual AnyLevel to LVDS Receiver/Driver/Buffer/Translator with Internal Input Termination(带内部输入终端的3.3V, 2.5Gb/sAnyLevel到LVDS接收驱动缓冲译码
|
| File Size |
112.11K /
10 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
