|
|
 |
Cypress
|
Part No. |
CY7C2268XV18-600BZXC CY7C2268XV18-633BZXC
|
OCR Text |
...access port phase-locked loop (pll) for accurate data placement configurations with read cycle latency of 2.5 cycles: cy7c2268xv18 ? 2 m 1...ii+ architecture. the ddr ii+ consists of an sram core with advanced synchronous peripheral circuitr... |
Description |
36-Mbit DDR II Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
|
File Size |
685.59K /
29 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress
|
Part No. |
CY7C1568XV18-600BZXC CY7C1568XV18-633BZXC CY7C1570XV18-600BZXC
|
OCR Text |
...access port phase-locked loop (pll) for accurate data placement configurations with read cycle latency of 2.5 cycles: cy7c1568xv18 ? 4 m 1...ii+ architecture. the ddr ii+ consists of an sram core with advanced synchronous peripheral circuitr... |
Description |
72-Mbit DDR II Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
|
File Size |
464.02K /
28 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|