|
|
|
GSI Technology, Inc.
|
Part No. |
GS816236BB-150I
|
OCR Text |
...dance) note: the burst counter wraps to initial state on the 5th clock. note: the burst counter wraps to initial state on the 5th clock. linear burst sequence a[1:0] a[1:0] a[1:0] a[1:0] 1st address 00 01 10 11 2nd address 01 10 11 00 3rd... |
Description |
1M x 18, 512K x 36 18Mb S/DCD Sync Burst SRAMs 512K X 36 CACHE SRAM, 7.5 ns, PBGA119
|
File Size |
602.03K /
31 Page |
View
it Online |
Download Datasheet |
|
|
|
GSI Technology, Inc.
|
Part No. |
GS88237BGB-333I GS88237BB-200I
|
OCR Text |
... mode) note: the burst counter wraps to initial state on the 5th clock. note: the burst counter wraps to initial state on the 5th clock. linear burst sequence a[1:0] a[1:0] a[1:0] a[1:0] 1st address 00 01 10 11 2nd address 01 10 11 00 3rd... |
Description |
256K x 36 9Mb SCD/DCD Sync Burst SRAM 256K X 36 CACHE SRAM, 2 ns, PBGA119 256K x 36 9Mb SCD/DCD Sync Burst SRAM 256K X 36 CACHE SRAM, 2.7 ns, PBGA119
|
File Size |
571.51K /
29 Page |
View
it Online |
Download Datasheet |
|
|
|
GSI Technology, Inc.
|
Part No. |
GS8160V36CGT-300
|
OCR Text |
...= i sb note: the burst counter wraps to initial state on the 5th clock. note: the burst counter wraps to initial state on the 5th clock. linear burst sequence a[1:0] a[1:0] a[1:0] a[1:0] 1st address 00 01 10 11 2nd address 01 10 11 00 3rd... |
Description |
1M x 18 and 512K x 36 18Mb Sync Burst SRAMs 512K X 36 CACHE SRAM, 5 ns, PQFP100
|
File Size |
436.14K /
21 Page |
View
it Online |
Download Datasheet |
|
|
|
GSI Technology, Inc.
|
Part No. |
GS816136CD-300IT
|
OCR Text |
...= i sb note: the burst counter wraps to initial state on the 5th clock. note: the burst counter wraps to initial state on the 5th clock. linear burst sequence a[1:0] a[1:0] a[1:0] a[1:0] 1st address00011011 2nd address 01 10 11 00 3rd add... |
Description |
1M x 18 and 512K x 36 18Mb Sync Burst SRAMs 512K X 36 CACHE SRAM, 5 ns, PBGA165
|
File Size |
578.40K /
29 Page |
View
it Online |
Download Datasheet |
|
|
|
Philips
|
Part No. |
PCF8812U/2/F1
|
OCR Text |
...fter the last y address (y8) y8 wraps around to y0 and x increments to address the next column. in horizontal addressing mode (bit v = 0) the x address increments after each byte (see fig.5). after the last x address (x101) x wraps around t... |
Description |
PCF8812; 65 x 102 pixels matrix LCD driver
|
File Size |
226.88K /
41 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|