|
|
 |
Zarlink
|
Part No. |
ZL30409
|
OCR Text |
...ng for E1 interfaces Selectable 19.44 MHz, 2.048MHz, 1.544MHz or 8kHz input reference signals Provides C1.5, C2, C4, C6, C8, C16, and C19 (S...44MHz) may be used. The selection of the input reference is based upon the MS1, MS2, RSEL, and PCCi ... |
Description |
T1/E1 System Synchronizer with Stratum 3 Holdover
|
File Size |
277.95K /
32 Page |
View
it Online |
Download Datasheet
|
|
|
 |
ZARLINK[Zarlink Semiconductor Inc]
|
Part No. |
MT9045AN MT9045
|
OCR Text |
...ng for E1 interfaces Selectable 19.44 MHz, 1.544MHz, 2.048MHz or 8kHz input reference signals Provides C1.5, C2, C4, C6, C8, C16, and C19 (S...44MHz) may be used. The selection of the input reference is based upon the MS1, MS2, RSEL, and PCCi ... |
Description |
Dual reference frequency selectable 3.3V Digital PLL with multiple clock outputs for T1/E1 (ITU-T G.812 type IV), Stratum( 3, 4, 4E) and STS-3/OC3 systems T1/E1/OC3 System Synchronizer
|
File Size |
292.25K /
34 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Maxim
|
Part No. |
MAX2821EVKIT MAX2820EVKIT
|
OCR Text |
19-2581; Rev 0; 9/02
MAX2820/MAX2821 Evaluation Kits
General Description
The MAX2820/MAX2821 evaluation kits (EV kits) simplify testing...44MHz reference oscillator signal
Windows 95/98, Windows 2000, and Windows NT are registered trad... |
Description |
Evaluation Kits for the MAX2820/MAX2821
|
File Size |
1,122.76K /
7 Page |
View
it Online |
Download Datasheet
|
|
|
 |
PMC-Serria
|
Part No. |
PM5543
|
OCR Text |
...51 Interface .................. 19 Cypress CY7B951 to/from STXC Interface ......................................... 20 STXC to/from SPTX Int...44MHz System Clock Distribution Interface ...................................23 TIMING CONTROL(TC) I... |
Description |
SONET/ SDH 155Mbi t/s ADM Refer ence Desi gn
|
File Size |
5,665.68K /
93 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Philips
|
Part No. |
SA8027 SA8027_5
|
OCR Text |
...PHI 1 2 3 4 5 6 7 8 9
20 PON 19 STROBE 18 DATA 17 CLOCK 16 REFin+ 15 REFin- 14 RSET 13 VDDCP 12 AUXin 11 PHA
GNDCP 10
SR01649
Fi...44MHz, TCXO, fCOMP = 240kHz indicative, not tested - - - - -90 -83 -85 -77 - - - - dBc/Hz dBc/Hz dBc... |
Description |
2.5 GHz low voltage, low power From old datasheet system
|
File Size |
220.92K /
22 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Zarlink
|
Part No. |
ZL30414
|
OCR Text |
...es a single-ended CMOS clock at 19.44 MHz Lock Indicator Provides enable/disable control of output clocks Accepts a CMOS reference at 19.44 ...44MHz State Machine Reference and Bias Circuit
LOCK
BIAS
VDD GND VCC
C155oEN C19oEN 05
... |
Description |
SONET/SDH Clock Multiplier PLL From old datasheet system
|
File Size |
220.94K /
23 Page |
View
it Online |
Download Datasheet
|
|
|
 |
pmc
|
Part No. |
1991202
|
OCR Text |
...FREEDM-84
DROP ADD Ref Timing
19.44mhz 2KHz(8K) Pulse
FREEDM84
11 12
REFCLK C1FP DDATA[7:0] DPL DV5 DDP ADATA[7:0] APL AV5 ADP AJUST_REQ
TEMUX #1
REFCLK C1FP DDATA[7:0] DPL DV5 DDP ADATA[7:0] APL AV5 ADP AJUST_REQ DACTIVE DDETE... |
Description |
From old datasheet system
|
File Size |
865.57K /
17 Page |
View
it Online |
Download Datasheet
|
|
|
 |
pmc
|
Part No. |
1991599
|
OCR Text |
... All Input Hold Times for SCLK (19.44mhz) are changed from 1ns to 1.5ns. All Output Max Prop Delay for HSCLK (77.76MHz) is changed from 8ns to 9ns. All Output Min Prop Delay for SCLK (19.44mhz) is changed from 2ns to 3.5ns. Operating Condit... |
Description |
From old datasheet system
|
File Size |
397.52K /
6 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Maxim
|
Part No. |
DS3253 DS3254 DS3252 DS3251 DS3251-DS3254
|
OCR Text |
...ut Clock (DS3, E3, STS-1, OC-3, 19.44mhz, 38.88MHz, 77.76MHz) B3ZS/HDB3 Encoding and Decoding Minimal External Components Required Local and Remote Loopbacks Low-Power 3.3V Operation (5V Tolerant I/O) Industrial Temperature Range: -40C to +... |
Description |
Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs From old datasheet system
|
File Size |
1,040.79K /
71 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|