| |
|
 |
Atmel, Corp.
E2V TECHNOLOGIES PLC
|
| Part No. |
PC7447AMGH1420LB PC7447AVGH1333LB
|
| OCR Text |
...128-entry (32-set, four-way set-associative) branch target instruction cache (btic), a cache of branch instructions that have been encountered in branch/loop code sequences. if a target instruction is in the btic, it is fetched into the i... |
| Description |
PowerPC RISC microprocessor 32-BIT, 1420 MHz, RISC PROCESSOR, CBGA360
32-BIT, 1333 MHz, RISC PROCESSOR, CBGA360
|
| File Size |
594.28K /
44 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Motorola
|
| Part No. |
MPC885EC
|
| OCR Text |
...struction cache is two-way, set-associative with 256 sets in 2 blocks ? data cache is two-way, set-associative with 256 sets ? cache coherency for both instruction and data caches is maintained on 128-bit (4-word) cache blocks. ? caches ar... |
| Description |
MPC885/MPC880 PowerQUICC Hardware Specifications
|
| File Size |
1,301.59K /
92 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MPC7450ED MPC7450EC
|
| OCR Text |
...128-entry (32-set, four-way set-associative) branch target instruction cache (BTIC), a cache of branch instructions that have been encountered in branch/loop code sequences. If a target instruction is in the BTIC, it is fetched into the ins... |
| Description |
RISC Microprocessor Hardware Specifications
|
| File Size |
310.76K /
52 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MPC7451ED MPC7451EC
|
| OCR Text |
...128-entry (32-set, four-way set-associative) branch target instruction cache (BTIC), a cache of branch instructions that have been encountered in branch/loop code sequences. If a target instruction is in the BTIC, it is fetched into the ins... |
| Description |
RISC Microprocessor Hardware Specifications
|
| File Size |
661.77K /
52 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MPC7455ED MPC7455EC
|
| OCR Text |
...128-entry (32-set, four-way set-associative) branch target instruction cache (BTIC), a cache of branch instructions that have been encountered in branch/loop code sequences. If a target instruction is in the BTIC, it is fetched into the ins... |
| Description |
RISC Microprocessor Hardware Specifications
|
| File Size |
971.62K /
64 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
