| |
|
 |
|
| Part No. |
K7M401825M-TC90
|
| OCR Text |
...except output enable and linear burst order are synchronized to input clock. burst order control must be tied "high or low". asynchronous inputs include the sleep mode enable(zz). output enable controls the outputs at any given time. write... |
| Description |
256K X 18 ZBT SRAM, 9 ns, PQFP100
|
| File Size |
386.80K /
17 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
White Electronic Designs Co...
|
| Part No. |
W3H64M72E-ESM
|
| OCR Text |
...dr2 sdram die) programmable burst lengths: 4 or 8 auto refresh and self refresh modes on die termination (odt) adjustable da...mode command. ck, ck# input clock: ck and ck# are differential clock inputs. all address and contro... |
| Description |
64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package
|
| File Size |
946.03K /
30 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Silicon Solution...
|
| Part No. |
IS42S16100
|
| OCR Text |
...lvttl interface ? programmable burst length C (1, 2, 4, 8, full page) ? programmable burst sequence: sequential/interleave ? 2048 r...mode during other commands. if a10 is low during precharge command, the bank selected by a11 is pre... |
| Description |
512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM
|
| File Size |
1,030.98K /
81 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
