| |
|
 |
Cypress Semiconductor, Corp.
|
| Part No. |
CY28351OI-400
|
| OCR Text |
...evice is eliminated. the pll wo rks to align the output edge with the input reference edge thus producing a near zero delay. the reference frequency affects the static phase offset of the pll and thus the relative delay between the inputs ... |
| Description |
PLL BASED CLOCK DRIVER, PDSO48 SSOP-48
|
| File Size |
127.29K /
7 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Cypress Semiconductor, Corp.
|
| Part No. |
CY28352OI-400
|
| OCR Text |
...evice is eliminated. the pll wo rks to align the output edge with the input reference edge thus producing a near zero delay. the reference frequency affects the static phase offset of the pll and thus the relative delay between the inputs a... |
| Description |
PLL BASED CLOCK DRIVER, PDSO28 5.3 MM, SOP-28
|
| File Size |
115.03K /
7 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Cypress
|
| Part No. |
AN2352
|
| OCR Text |
...he ezi2cs user mod u l e w o rks in th e b a ckgro und w i t h i 2 c interru pt han dlers. t he first by te receiv ed b y i 2 c slave is th e offset into the buffer from w here d a ta w i ll be rea d from or w r itten to. ... |
| Description |
I2C USB Bridge Usage
|
| File Size |
268.36K /
8 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|