| |
|
 |
Zarlink Semiconductor
|
| Part No. |
MT9041
|
| OCR Text |
...ns a digital phase-locked loop (dpll), which provides timing and synchronization signals for multitrunk t1 and e1 primary rate transmission links. the mt9041b generates st-bus clock and framing signals that are phase locked to either a 2.04... |
| Description |
Single reference frequency selectable Digital PLL with multiple clock outputs for T1/E1 trunk and backplane synchronization
|
| File Size |
273.05K /
23 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Fujitsu
|
| Part No. |
MB86H24B
|
| OCR Text |
... integrated s/p-dif interface, dpll, and internal audio dac?s. this helps to reduce product cost by eliminating the need for external components. the smartmpeg adds also dpll functionality, secam encoding, and two smart-card interface to... |
| Description |
MPEG-2 Decoder
|
| File Size |
231.10K /
2 Page |
View
it Online |
Download Datasheet |
| |
|
|
Fujitsu
|
| Part No. |
MB86H20B
|
| OCR Text |
... integrated s/p-dif interface, dpll, and internal audio dac?s. this helps to reduce product cost by eliminating the need for external components. the smartmpeg adds also dpll functionality, secam encoding, and two smart-card interface to... |
| Description |
MPEG-2 Decoder
|
| File Size |
365.51K /
2 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT82V3001A
|
| OCR Text |
...ns a Digital Phase-Locked Loop (DPLL), which generates ST-BUS clocks and framing signals that are phase locked to a 2.048 MHz, 1.544 MHz or 8 kHz input reference. The IDT82V3001A provides eight types of clock signals (C1.5o, C3o, C6o, C2o, ... |
| Description |
WAN PLL WITH SINGLE REFERENCE INPUT
|
| File Size |
317.04K /
27 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
