| |
|
 |
IBM Microeletronics
|
| Part No. |
IBM13M32734CCA-360T
|
| OCR Text |
...l clock sdram loads are equal-- fdbk (pll out to feedback input) 10 0hms ck1, ck2, and ck3 terminated clock nets (ck1, ck2, ck3): pck out1 in to out6 out10 12pf phase lock loop achieved in part through equal-length wiring. 1. the pll is p... |
| Description |
x72 SDRAM Module
32M x 72 1 Bank Registered/Buffered SDRAM Module(32M x 72 1组寄缓冲同步动态RAM模块)
|
| File Size |
160.78K /
20 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
IBM Microeletronics
|
| Part No. |
IBM13M16734BCB
|
| OCR Text |
...l clock sdram loads are equal-- fdbk (pll out to feedback input) 10 0hms ck1, ck2, and ck3 terminated clock nets (ck1, ck2, ck3): pck out1 in to out6 out10 30pf phase lock loop achieved in part through equal-length wiring. 1. the pll is p... |
| Description |
16M x 72 1 Bank Registered SDRAM Module(16M x 72 1组带寄存同步动态RAM模块)
|
| File Size |
151.38K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
IBM Microeletronics
|
| Part No. |
IBM13M16734BCC
|
| OCR Text |
...l clock sdram loads are equal-- fdbk (pll out to feedback input) 10 0hms ck1, ck2, and ck3 terminated clock nets (ck1, ck2, ck3): pck out1 in to out6 out10 30pf phase lock loop achieved in part through equal-length wiring. 1. the pll is p... |
| Description |
16M x 72 1 Bank Registered/Buffered SDRAM Module(16M x 72 1组寄缓冲同步动态RAM模块)
|
| File Size |
187.30K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
IBM Microeletronics
|
| Part No. |
IBM13M16734JCA
|
| OCR Text |
...l clock sdram loads are equal-- fdbk (pll out to feedback input) 10 0hms ck1, ck2, and ck3 terminated clock nets (ck1, ck2, ck3): pck out1 in 12pf to out3 out10 12pf phase lock loop achieved in part through equal-length wiring. notes: sdr... |
| Description |
16M x 72 1 Bank Registered/Buffered SDRAM Module(16M x 72 1组寄缓冲同步动态RAM模块16M x 72高速存储器阵列结构
|
| File Size |
154.53K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
IBM Microeletronics
|
| Part No. |
IBM13M64734BCA
|
| OCR Text |
...l clock sdram loads are equal-- fdbk (pll out to feedback input) 10 ohms ck1, ck2, and ck3 terminated clock nets (ck1, ck2, ck3): pck out1 in to out6 out10 12pf phase lock loop achieved in part through equal-length wiring. 1. the pll is p... |
| Description |
64M x 72 1 Bank Registered/Buffered SDRAM Module(64M x 72 1组寄缓冲同步动态RAM模块)
|
| File Size |
160.83K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
IBM Microeletronics
|
| Part No. |
IBM13M8734HCB
|
| OCR Text |
...l clock sdram loads are equal-- fdbk (pll out to feedback input) 10 0hms ck1, ck2, and ck3 terminated clock nets (ck1, ck2, ck3): pck out1 in 24pf to out3 out10 30pf phase lock loop achieved in part through equal-length wiring. notes: sdr... |
| Description |
8M x 72 1 Bank Registered SDRAM Module with PLL(8M x 72 1组带锁相环的寄存同步动态RAM模块)
|
| File Size |
149.11K /
19 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
