| |
|
 |
Cast
|
| Part No. |
C32025
|
| OCR Text |
...ernal interrupts, both edge and leve l triggered. internal interrupt is generated at timer underflow or serial port transmit/receive completion. those six interrupts are maskable using interrupt mask register (imr). there is also one no... |
| Description |
Digital Signal Processor Megafunction
|
| File Size |
268.89K /
9 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
ICS8535AGI-31 ICS8535AGI-31LFT ICS8535AGI-31T ICS8535I-31
|
| OCR Text |
... accepts lvcmos or lvttl input leve ls and translate them to 3.3v lvpecl levels. the output enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. gua... |
| Description |
LOW SKEW, 1-TO-4, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V LVPECL FANOUT BUFFER 266 MHz, OTHER CLOCK GENERATOR, PDSO20
|
| File Size |
672.11K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
Mimix Broadband, Inc.
|
| Part No. |
XX1000-QT XX1000-QT-0G00
|
| OCR Text |
...e doubler is to be used at high leve ls of saturation, where gate rectification will alter the effective gate control voltage. it is also recommended to use active bia sing to keep the currents constant as the rf power and temperature vary;... |
| Description |
7.5-22.5/15.0-45.0 GHz Active Doubler QFN, 3x3 mm 7500 MHz - 22500 MHz RF/MICROWAVE FREQUENCY DOUBLER
|
| File Size |
607.77K /
7 Page |
View
it Online |
Download Datasheet |
| |
|
|
Analog Devices, Inc.
|
| Part No. |
AD9864 AD9864-EB
|
| OCR Text |
...e d sig n a l s t r e n g th leve l , decima t i o n fac t or , o u t p u t da ta f o r m a t , 16 db a t t e n u a t o r , a n d th e s e l e ct ed b i a s cu rr e n t s . the ad9864 is a v a i la b l e in a 48 -lead l... |
| Description |
IF Digitizing Subsystem 中频数字化子系统
|
| File Size |
926.20K /
44 Page |
View
it Online |
Download Datasheet |
| |
|
|
Zarlink Semiconductor Inc.
|
| Part No. |
MT90401
|
| OCR Text |
...econdary normal mode. the logic leve l at this input is gated by the rising edge of f8o. see figure 12, ?control state diagram? on page 21 for details. 57 lock lock indicator (cmos output). this output goes high when the pll is in frequenc... |
| Description |
SONET/SDH System Synchronizer
|
| File Size |
640.49K /
38 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
