| |
|
 |
Mosel Vitelic, Corp.
|
| Part No. |
V54C365804VD
|
| OCR Text |
...deactivates the clk signal when low, thereby initiates either the power down mode, suspend mode, or the self refresh mode. cs input pulse ac...latency of two clock cycles and controls the output buffers like an output enable. in write mode, dq... |
| Description |
HIGH PERFORMANCE 143/133/125 MHz 3.3 VOLT 8M X 8 SYNCHRONOUS DRAM 4 BANKS X 2Mbit X 8 高性能143/133/125 MHz3.3米8同步DRAM 4银行X 2Mbit的8
|
| File Size |
563.57K /
54 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Mosel Vitelic, Corp.
|
| Part No. |
V54C365404VD
|
| OCR Text |
...deactivates the clk signal when low, thereby initiates either the power down mode, suspend mode, or the self refresh mode. cs input pulse ac...latency of two clock cycles and controls the output buffers like an output enable. in write mode, dq... |
| Description |
HIGH PERFORMANCE 143/133/125 MHz 3.3 VOLT 16M X 4 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 4 高性能143/133/125 MHz3.36米x 4同步DRAM 4银行XMb × 4
|
| File Size |
564.50K /
54 Page |
View
it Online |
Download Datasheet |
| |
|
|
Samsung Electronic
|
| Part No. |
M390S6450DTU
|
| OCR Text |
low profile registered dimm rev. 0.0 jan. 2002 pin names * these pins are not used in this module. ** these pins should be nc in the sy...latency (access from column address) burst length (1, 2, 4, 8 & full page) data scramble (seq... |
| Description |
64Mx72 SDRAM DIMM with PLL & Register based on 64Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs with SPD Data Sheet
|
| File Size |
219.11K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
Samsung Electronic
|
| Part No. |
M390S6450DT1
|
| OCR Text |
...oing edge of the clk with ras low. enables row access & precharge. cas column address strobe latches column addresses on the positive goin...latency(refer to *1) =2clk+1clk dq qa0 qa1 qa2 qa3 db0 db1 db2 db3 precharge command cas latency(ref... |
| Description |
64Mx72 SDRAM DIMM with PLL & Register based on 64Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs with SPD Data Sheet
|
| File Size |
218.99K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
Samsung Electronic
|
| Part No. |
M390S6450CTU
|
| OCR Text |
low profile registered dimm rev. 0.1 sept. 2001 pin names * these pins are not used in this module. ** these pins should be nc in the s...latency (access from column address) burst length (1, 2, 4, 8 & full page) data scramble (seq... |
| Description |
64Mx72 SDRAM DIMM with PLL & Register based on 64Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs with SPD. Low Profile Registered DIMM. Data Sheet
|
| File Size |
219.09K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
Samsung Electronic
|
| Part No. |
K4D28163HD
|
| OCR Text |
...activates the ck signal when low. by deactivating the clock, cke low indicates the power down mode or self refresh mode. cs input cs en...latency=0 when dm is high in burst write. for the x16, ldm corresponds to the data on dq0-dq7 ; ud... |
| Description |
2M x 16Bit x 4 Banks Double Data Rate Synchronous RAM with Bi-directional Data Strobe and DLL Data Sheet
|
| File Size |
229.58K /
16 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
