pecl-output pdf Datasheet P8 Full Text Search --- IC-ON-LINE

pecl-output Datasheet PDF File

For pecl-output Found Datasheets File :: 5310 Search Time::2.891ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | <8> | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

				Vitesse Semiconductor Corporation ETC
Part No.	VSC8117 VSC8117QP VSC8117QP1 VSC8117QP2
OCR Text	...tion * +3.3V/5V programmable PECL Serial Interface * Provides Equipment, Facilities and Split Loopback Modes as well as Loop Timing Mode ...output data stream from input reference frequencies of 19.44 or 77.76 MHz. The CMU can be bypassed w...
Description	ATM/SONET/SDH 622/155 Mb/s Transceiver Mux/Demux with Integrated Clock Generation and Clock Recovery
File Size	405.43K / 22 Page	View it Online	Download Datasheet

				Vitesse Semiconductor Corporation. ETC VITESSE[Vitesse Semiconductor Corporation]
Part No.	VSC8164 VSC8164QR SC8164
OCR Text	...sheet VSC8164 Description PECL output high voltage PECL output low voltage Low speed output voltage differential peakto-peak swing. Serial input differential voltage AC coupled Serial input differential voltage DC coupled Serial input...
Description	2.488 Gbit/sec to 2.7Gbit/sec 1:16 SONET/SDH Demux
File Size	152.63K / 16 Page	View it Online	Download Datasheet

				VAISH[Vaishali Semiconductor]
Part No.	VT73LVP10 VT73LVP10_D VT73LVP10_DW VT73LVP10M VT73LVP10MX VT73LVP10S1 VT73LVP10S1X VT73LVP10/D VT73LVP10/DW
OCR Text	PECL clock source General Description The Vaishali VT73LVP10 is a general purpose TTL (CMOS) to differential LVPECL translator, with act...output is set to the LOW state and QN output is set to the HIGH state. Features = = = = 700p...
Description	TTL to Differential LVPECL Translator TTL to Differential LVPECL Translator
File Size	68.66K / 3 Page	View it Online	Download Datasheet

				NXP Semiconductors PHILIPS[Philips Semiconductors]
Part No.	PTN1111 PTN1111BD
OCR Text	PECL clock distribution device Product data 2001 Jun 19 Philips Semiconductors Philips Semiconductors Product data 1:10 PECL cl...output-to-output skew * Differential design * PECL inputs and outputs * VBB reference output voltage...
Description	1:10 PECL clock distribution device
File Size	49.18K / 5 Page	View it Online	Download Datasheet

				Optoway Technology Inc. Optoway Technology, Inc.
Part No.	TRS-3120G
OCR Text	... l 0 to 70 o c operating l pecl signal detection output l led multisourced 1 x 9 transceiver interchangeable l wave solderable and aqueous washable l class 1 laser international safety standard iec 825 compliant applications...
Description	3.3V / 1310 nm / 155 Mbps RoHS Compliant Optical Single-Mode Transceiver 3.3 / 1310海里/ 155 Mbps的符合RoHS光单模收发器
File Size	128.73K / 5 Page	View it Online	Download Datasheet

				IBM Microelectronics
Part No.	IBM42P21SNYAA10
OCR Text	... signal output ? ac coupling of pecl signals ? single +3.3v power supply ? serial id module on mod(0-2) ? ul & csa approved ? low bit error rate (< 10 -12 ) ? high reliability: afr < 0.01%/khr @50 c applications ? 2x gigabit fibre channel ?...
Description	(IBM42P21SNYAA10 / IBM42P21LNYAA10) Fiber Channel Small Form Factor Hot Pluggable Transceiver
File Size	262.37K / 34 Page	View it Online	Download Datasheet

				TRIQUINT[TriQuint Semiconductor]
Part No.	TQ2059
OCR Text	...z to 350 MHz * One differential PECL output: 600 mV (min) swing * Common-mode voltage: VDD -1.2 V (max), VDD -1.6 V (min) * Period-to-period output jitter: 30 ps peak-to-peak (typ) 120 ps peak-to-peak (max) SYSTEM TIMING PRODUCTS GND ...
Description	High-Frequency Clock Generator
File Size	195.75K / 6 Page	View it Online	Download Datasheet

				TRIQUINT[TriQuint Semiconductor]
Part No.	TQ2060
OCR Text	...z to 500 MHz * One differential PECL output: 600 mV (min) swing * Common-mode voltage: VDD -1.2 V (max), VDD -1.6 V (min) * Period-to-period output jitter: 25 ps peak-to-peak (typ) 70 ps peak-to-peak (max) * Reference clock input: 35 MHz to...
Description	High-Frequency Clock Generator
File Size	191.52K / 6 Page	View it Online	Download Datasheet

				TRIQUINT[TriQuint Semiconductor]
Part No.	TQ2061 TQ2061-MC
OCR Text	...z to 700 MHz * One differential PECL output: 600 mV (min) swing * Common-mode voltage: VDD -1.2 V (max), VDD -1.6 V (min) * Period-to-period output jitter: 25 ps peak-to-peak (typ) 70 ps peak-to-peak (max) * Reference clock input: 25 MHz to...
Description	CPU System Clock Generator High-Frequency Clock Generator
File Size	191.16K / 6 Page	View it Online	Download Datasheet

For pecl-output Found Datasheets File :: 5310 Search Time::2.891ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | <8> | 9 | 10 | 11 | 12 | 13 | 14 | 15 |