| |
|
 |
SAMES[Sames]
|
| Part No. |
SA8702
|
| OCR Text |
...a 32 time-slot PCM system. Each timeslot pulse is 8 BLCK cycles long. BCLK is the 2,048 station clock provided by the system. An active MRST will disable all outputs until a valid XSYNC input is recognised. The output TSX is delayed by half... |
| Description |
BLOCK MODE TIME SLOT ALLOCATION CIRCUIT
|
| File Size |
27.07K /
6 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Zarlink
|
| Part No. |
MT9126
|
| OCR Text |
...M words are assigned to the I/O timeslot defined by ENB2 when SEL=1 and by ENB1 when SEL=0. See Figure 4. ST-BUS operation- in 16 kbit/s transcoding mode, the ADPCM words are assigned to the B2 timeslot when SEL=1 and to the B1 timeslot whe... |
| Description |
CMOS Quad ADPCM Transcoder
|
| File Size |
428.49K /
25 Page |
View
it Online |
Download Datasheet |
| |
|
|
ZARLINK[Zarlink Semiconductor Inc]
|
| Part No. |
MV1403
|
| OCR Text |
...lls are included in the MV1403. timeslot Zero Transmitter - TXTSZ timeslot Sixteen Transmitter - TXTS16 Cyclic Redundancy Check Generator - CRCGEN High Density Bipolar (HDB) 3 Encoder - HDB3EC timeslot Zero Receiver - RXTSZ timeslot Sixteen... |
| Description |
PCM MACROCELL DEMONSTRATOR
|
| File Size |
273.10K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
ZARLINK[Zarlink Semiconductor Inc]
|
| Part No. |
MT91L62AS MT91L62 MT91L62AE MT91L62AN
|
| OCR Text |
...e rising edge of BCL during the timeslot defined by STB. Data Input. A digital input for 8-bit wide data from the layer 1 device. Data is sampled on the falling edge of BCL during the timeslot defined by STB. CMOS level compatable input. Da... |
| Description |
3 Volt Single Rail Codec
|
| File Size |
394.07K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
ZARLINK[Zarlink Semiconductor Inc]
|
| Part No. |
MT9162AS MT9162 MT9162AE MT9162AN MT9162AN1
|
| OCR Text |
...e rising edge of BCL during the timeslot defined by STB. Data Input. A digital input for 8-bit wide data from the layer 1 device. Data is sampled on the falling edge of BCL during the timeslot defined by STB. CMOS level compatible. Data Str... |
| Description |
5 Volt Single Rail Codec
|
| File Size |
558.44K /
22 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT82V2108 82V2108_DS
|
| OCR Text |
...de insertion on a per channel / timeslot basis Supports automatic / manual alarming transmit and integration Provides performance monitor to counter CRC error, framing bit error, far end block CRC error (E1), out of frame event (T1/J1) and ... |
| Description |
T1 / E1 / J1 OCTAL FRAMER
From old datasheet system
|
| File Size |
1,174.93K /
272 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT[Integrated Device Technology]
|
| Part No. |
IDT82V2108PX IDT82V2108 IDT82V2108BB
|
| OCR Text |
...de insertion on a per channel / timeslot basis Supports automatic / manual alarming transmit and integration Provides performance monitor to counter CRC error, framing bit error, far end block CRC error (E1), out of frame event (T1/J1) and ... |
| Description |
T1 / E1 / J1 OCTAL FRAMER
|
| File Size |
1,175.18K /
272 Page |
View
it Online |
Download Datasheet |
| |
|
|
pmc
|
| Part No. |
2000330
|
| OCR Text |
...nterface
PLCP Framer (48) Rx timeslot Interchange Rx Pointer Processor (48) DS-3 Demapper (48) DS-3 Framer (48) ATM/HDLC Processor FIFO UTOPIA Level 3 / POS Level 3 Receive Interface
RADR[5:0] RENB RCA/RVAL RSOC/RSOP RPRTY RDAT[31:0] ... |
| Description |
From old datasheet system
|
| File Size |
108.28K /
2 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
