|
|
|
quicklogic
|
Part No. |
QL6325E QL6325E_DS
|
OCR Text |
...rant 3rd Quadrant FIN Frequency Divide _ .1 . . _2 . . _4 . + Filter vco PLL Bypass 4th Quadrant Clock Tree
Frequency Multiply .1 _ . . _...by the clock tree itself, as previously noted, by subtracting the clock tree delay through the feedb... |
Description |
FPGA Combining Performance, Density, and Embedded RAM From old datasheet system
|
File Size |
687.14K /
56 Page |
View
it Online |
Download Datasheet |
|
|
|
ALSC[Alliance Semiconductor Corporation]
|
Part No. |
P2681A-08TT P2681A P2681A-08SR P2681A-08ST P2681A-08TR
|
OCR Text |
...to select normal output mode or divide-by-2 output mode. When this pin is Low, the frequency of the output clock is the same as the input clock frequency. When it is tied High, the output frequency is half the input clock frequency. This pi... |
Description |
ICs for Inductive Proximity Switches; Package: S--0; VCC (min): 3.1 V; VCC (max): 40.0 V; ICC (max): 0.84 mA; IQ (max): 60.0 mA; Operating Temperature (min): -40.0 degC; General Purpose EMI Reduction IC
|
File Size |
468.36K /
10 Page |
View
it Online |
Download Datasheet |
For
divide-by-248 256 Found Datasheets File :: 19 Search Time::1.282ms Page :: | <1> | 2 | |
▲Up To
Search▲ |
|
Price and Availability
|