| |
|
 |
Cypress
|
| Part No. |
CY3120J CY3120 3120
|
| OCR Text |
...s. Warp2 gives the designer the flexibility to intermix all of these entry modes. In addition, VHDL allows you to design hierarchically, building up entities in terms of other entities. This allows you to work either "top-down" (designing t... |
| Description |
Warp2VHDL Compiler for CPLDs
From old datasheet system
|
| File Size |
121.82K /
6 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
QuickLogic Corp.
|
| Part No. |
QL2005 QL2005-1PQ208I QL2005-1PQ208C
|
| OCR Text |
flexibility
Rev. C pASIC 2 HIGHLIGHTS
(R)
QL2005
Ultimate Verilog/VHDL Silicon Solution
-Abundant, high-speed interconnect eliminates manual routing -Flexible logic cell provides high efficiency and performance -Design tools prod... |
| Description |
3.3V and 5.0V pASIC 2 FPGA combining speed, density, low cost and flexibility.
3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and flexibility(高速，高可用密度，低成本、可适应性强.3V.0V pASIC 2系列场可编程逻辑器件)
3.3V and 5.0V pASICò 2 FPGA
3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and flexibility(楂??锛?????瀵?害锛????????????у己??.3V??.0V pASIC 2绯诲??哄?缂???昏??ㄤ欢)
|
| File Size |
299.72K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY2037
|
| OCR Text |
...ered at 1.5V or V DD/2 Provides flexibility to service most TTL or CMOS applications Services most PC, networking, and consumer applications
* Sixteen selectable post-divide options, using either PLL Provides flexibility in output config... |
| Description |
High Accuracy EPROM Programmable PLL Die for Crystal Oscillators
From old datasheet system
|
| File Size |
83.76K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY3112J 3110
|
| OCR Text |
...s. Warp2 gives the designer the flexibility to intermix all of these entry modes. In addition, Verilog allows you to design hierarchically, building up entities in terms of other entities. This allows you to work either "top-down" (designin... |
| Description |
Warp2 Verilog Development System for CPLDs DESIGN ENTRY COMPILATION VERFICA TION
From old datasheet system
|
| File Size |
94.00K /
5 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MPC930
|
| OCR Text |
...The feedback option adds to the flexibility of the device, providing numerous input to output frequency relationships.
MPC930 MPC931
LOW VOLTAGE PLL CLOCK DRIVER
* * * * * * * * *
On-Board Crystal Oscillator (MPC930) Differential ... |
| Description |
Low Voltage PLL Clock Drlver
|
| File Size |
158.51K /
14 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
