PART |
Description |
Maker |
MM74C74N MM74C74 MM74C74M MM74C74MX |
Dual D Flip-Flop; Package: SOIC; No of Pins: 14; Container: Tape & Reel CMOS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 From old datasheet system Dual D-Type Flip-Flop
|
Fairchild Semiconductor, Corp. FAIRCHILD[Fairchild Semiconductor]
|
HCTS74KTR HCTS74T HCTS74DTR |
DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS 20-LCCC -55 to 125 Radiation Hardened Dual-D Flip-Flop with
Set and Reset(抗辐射双D触发器(带置位、复位)) Radiation Hardened Dual-D Flip-Flop with Set and Reset HCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14
|
Intersil Corporation
|
5962F9863201VCC 5962F9863201V9A 5962F9863201VXC AC |
AC SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16 AC SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16 Radiation Hardened Dual J-K Flip-Flop with Set and Reset 辐射硬化的设置和复位JK触发
|
Intersil Corporation Intersil, Corp.
|
74HC74DR2 74HC74DG |
Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14
|
ON Semiconductor
|
T74LS113AD1 T74LS113AC1 T74LS113AM1 T74LS113AB1 |
LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14 CERAMIC, DIP-14 LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC20 PLASTIC, LCC-20 LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 MICRO, SO-14 LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14 PLASTIC, DIP-14
|
ST Microelectronics
|
MC10H131FNG MC10H131FN MC10H13106 MC10H135FNG MC10 |
Dual D Type Master?Slave Flip?Flop Dual D Type Master−Slave Flip−Flop Dual J?K Master?Slave Flip?Flop Universal Hexadecimal Counter Four?Bit Universal Shift Register Quad 2?Input Multiplexer (Non?Inverting) 12?Bit Parity Generator?Checker Binary to 1?8 Decoder (Low) Binary to 1?8 Decoder (High) 8?Line Multiplexer 8?Input Priority Encoder 5?Bit Magnitude Comparator Dual Binary to 1?4?Decoder (High)
|
ONSEMI[ON Semiconductor]
|
74LVX112SJ 74LVX112 74LVX112M 74LVX112MTC 74LVX112 |
LV/LV-A/LVX/H SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 Low Voltage Dual J-K Flip-Flops with Preset and Clear
|
FAIRCHILD SEMICONDUCTOR CORP FAIRCHILD[Fairchild Semiconductor]
|
74LCX74SJ 74LCX74MX_NL 74LCX74 74LCX74BQX 74LCX74M |
Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, QCC14
|
FAIRCHILD[Fairchild Semiconductor] Fairchild Semiconductor, Corp.
|
MC100ELT23 MC100EL12DTR2 MC10H131FNR2 MC100H640FNR |
5V Dual Differential PECL to TTL Translator 5V ECL Low Impedance Driver Dual Type D Master-Slave Flip-Flop ECL/TTL Clock Driver 3.3V / 5V ECL Quad D Flip Flop with Set, Reset, and Differential Clock 3.3V / 5V ECL ÷4 Divider Quad 2-Input NOR Gate 3.3V ECL Dual Differential Data and Clock D-Type Flip-Flop with Set and Reset 3.3V / 5V Hex Differential Line Receiver / Driver 3.3V / 5V Triple ECL Input to LVPECL/PECL Output Translator
|
ON Semiconductor
|