PART |
Description |
Maker |
1505 1505-50B 1505-50G 1505-5B 1505-50A 1505-50C 1 |
Delay 300 /-15 ns, 5-TAP SIP delay line Td/Tr=3 Delay 100 /-5 ns, 5-TAP SIP delay line Td/Tr=3 Delay 60 /-3 ns, 5-TAP SIP delay line Td/Tr=3 Delay 30 /-2 ns, 5-TAP SIP delay line Td/Tr=3 Fixed 5-tap passive SIP delay line PASSIVE DELAY LINE, TRUE OUTPUT, PSIP7 Delay 70 /-3.5 ns, 5-TAP SIP delay line Td/Tr=3 Delay 75 /-3.5 ns, 5-TAP SIP delay line Td/Tr=3 Delay 90 /-5 ns, 5-TAP SIP delay line Td/Tr=3 Delay 40 /-2.5 ns, 5-TAP SIP delay line Td/Tr=3 Delay 50 /-3 ns, 5-TAP SIP delay line Td/Tr=3 Delay 20 /-1.5 ns, 5-TAP SIP delay line Td/Tr=3 Delay 200 /-10 ns, 5-TAP SIP delay line Td/Tr=3 Delay 5 /-1 ns, 5-TAP SIP delay line Td/Tr=3
|
DATA DELAY DEVICES INC
|
CY23S08SXC-2HT CY23S08SI-1HT CY23S08SI-2T CY23S08S |
23S SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 0.150 INCH, MS-012, SOIC-16 3.3V Zero Delay Buffer 3.3V Zero Delay Buffer
|
CYPRESS SEMICONDUCTOR CORP Cypress Semiconductor, Corp. http://
|
IDT2308 IDT2308-1 IDT2308-1DC IDT2308-1H IDT2308-1 |
3.3V ZERO DELAY CLOCK MULTIPLIER 3.3零延迟时钟倍频 3.3V ZERO DELAY CLOCK MULTIPLIER 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
|
IDT[Integrated Device Technology] Integrated Device Technology, Inc. INTEGRATED DEVICE TECHNOLOGY INC
|
CY2309CZXI-1 CY2309CZXI-1H CY2309CZXI-1HT CY2309CZ |
3.3 V Zero Delay Clock Buffer 3.3V Zero Delay Clock Buffer 2309 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
|
Cypress Semiconductor, Corp.
|
CXL5005M CXL5005P |
CMOS-CCD 1H Delay Line for NTSC with PLL
|
SONY[Sony Corporation]
|
IDT5T2010 5T2010_DATASHEET |
2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK? From old datasheet system
|
IDT
|
IDT5T9821NLI IDT5T9821NLI8 |
EEPROM Programmable 2.5V Zero Delay PLL Differential Clock Driver
|
IDT
|
NB2308AC3DG NB2308AC5HDTR2G NB2308AI3DG NB2308AC3D |
3.3V Eight Output Zero Delay Buffer; Package: SOIC 16 LEAD; No of Pins: 16; Container: Tape and Reel; Qty per Container: 2500 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 3.3 V Zero Delay Clock Buffer 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
|
ONSEMI[ON Semiconductor]
|
CY2304SXC-2T CY2304SXI-1T |
3.3V Zero Delay Buffer; Voltage (V): 3.3 V; Frequency Range: 10 MHz to 133 MHz; Outputs: 4; Operating Range: 0 to 70 C 2304 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 3.3V Zero Delay Buffer 2304 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
|
Cypress Semiconductor, Corp.
|
AD9511 |
800 MHz Clock Distribution, PLL Core, Dividers, Delay Adjust, 5 Outputs
|
Analog Devices
|
CY23EP05SXI-1T CY23EP05SXC-1HT CY23EP05SXI-1HT CY2 |
2.5 V or 3.3 V,10-220-MHz, Low Jitter, 5 Output Zero Delay Buffer 2.5V or 3.3V,10- 220 MHz, Low Jitter, 5 Output Zero Delay Buffer 23EP SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
|
Cypress Semiconductor, Corp.
|