View 74HC4040_13616.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
* The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications * The IC06 74HC/HCT/HCU/HCMOS Logic Package Information * The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT4040 12-stage binary ripple counter
Product specification File under Integrated Circuits, IC06 December 1990
Philips Semiconductors
Product specification
12-stage binary ripple counter
FEATURES * Output capability: standard * ICC category: MSI GENERAL DESCRIPTION The 74HC/HCT4040 are high-speed Si-gate CMOS devices and are pin compatible with "4040" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT4040 are 12-stage binary ripple counters with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve parallel outputs QUICK REFERENCE DATA GND = 0 V; Tamb = 25 C; tr = tf = 6 ns
74HC/HCT4040
(Q0 to Q11). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of CP. Each counter stage is a static toggle flip-flop. APPLICATIONS * Frequency dividing circuits * Time delay circuits * Control counters
TYPICAL SYMBOL tPHL/ tPLH PARAMETER propagation delay CP to Q0 Qn to Qn+1 fmax CI CPD Notes 1. CPD is used to determine the dynamic power dissipation (PD in W): PD = CPD x VCC2 x fi + (CL x VCC2 x fo) where: fi = input frequency in MHz fo = output frequency in MHz (CL x VCC2 x fo) = sum of outputs CL = output load capacitance in pF VCC = supply voltage in V 2. For HC the condition is VI = GND to VCC For HCT the condition is VI = GND to VCC - 1.5 V ORDERING INFORMATION See "74HC/HCT/HCU/HCMOS Logic Package Information". maximum clock frequency input capacitance power dissipation capacitance per package notes 1 and 2 CONDITIONS HC CL = 15 pF; VCC = 5 V 14 8 90 3.5 20 16 8 79 3.5 20 ns ns MHz pF pF HCT UNIT
December 1990
2
Philips Semiconductors
Product specification
12-stage binary ripple counter
PIN DESCRIPTION PIN NO. 8 9, 7, 6, 5, 3, 2, 4, 13, 12, 14, 15, 1 10 11 16 SYMBOL GND Q0 to Q11 CP MR VCC NAME AND FUNCTION ground (0 V) parallel outputs
74HC/HCT4040
clock input (HIGH-to-LOW, edge-triggered) master reset input (active HIGH) positive supply voltage
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
December 1990
3
Philips Semiconductors
Product specification
12-stage binary ripple counter
74HC/HCT4040
FUNCTION TABLE INPUTS CP X Notes MR L L H OUTPUTS Qn no change count L
Fig.4 Functional diagram.
1. H = HIGH voltage level L = LOW voltage level X = don't care = LOW-to-HIGH clock transition = HIGH-to-LOW clock transition
Fig.5 Logic diagram.
Fig.6 Timing diagram.
December 1990
4
Philips Semiconductors
Product specification
12-stage binary ripple counter
DC CHARACTERISTICS FOR 74HC For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Output capability: standard ICC category: MSI AC CHARACTERISTICS FOR 74HC GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HC SYMBOL PARAMETER min. tPHL/ tPLH propagation delay CP to Q0 propagation delay Qn to Qn+1 propagation delay MR to Qn output transition time +25 typ. 47 17 14 28 10 8 61 22 18 19 7 6 80 16 14 80 16 14 50 10 9 6.0 30 35 14 5 4 22 8 6 8 3 2 27 82 98 -40 to +85 max. min. 150 30 26 100 20 17 185 37 31 75 15 13 100 20 17 100 20 17 65 13 11 4.8 24 28 max. 190 38 33 125 25 21 230 46 39 95 19 16 120 24 20 120 24 20 75 15 13 4.0 20 24 -40 to +125 min. max. 225 45 38 150 30 26 280 56 48 110 22 19 ns
74HC/HCT4040
TEST CONDITIONS UNIT VCC WAVEFORMS (V) 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 Fig.7
tPHL/ tPLH
ns
Fig.7
tPHL
ns
Fig.7
tTHL/ tTLH
ns
Fig.7
tW
clock pulse width HIGH or LOW master reset pulse width; HIGH removal time MR to CP maximum clock pulse frequency
ns
Fig.7
tW
ns
Fig.7
trem
ns
Fig.7
fmax
MHz
Fig.7
December 1990
5
Philips Semiconductors
Product specification
12-stage binary ripple counter
DC CHARACTERISTICS FOR 74HCT For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Output capability: standard ICC category: MSI Note to HCT types
74HC/HCT4040
The value of additional quiescent supply current (ICC) for a unit load of 1 is given in the family specifications. To determine ICC per input, multiply this value by the unit load coefficient shown in the table below. INPUT CP MR UNIT LOAD COEFFICIENT 0.85 1.10
AC CHARACTERISTICS FOR 74HCT GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HCT SYMBOL PARAMETER min. tPHL/ tPLH tPHL/ tPLH tPHL tTHL/ tTLH tW tW trem fmax propagation delay CP to Q0 propagation delay Qn to Qn+1 propagation delay MR to Qn output transition time clock pulse width HIGH or LOW master reset pulse width; HIGH removal time MR to CP maximum clock pulse frequency 16 16 10 30 +25 typ. 19 10 23 7 7 6 2 72 -40 to +85 max. min. 40 20 45 15 20 20 13 24 max. 50 25 56 19 24 24 15 20 -40 to +125 min. max. 60 30 68 22 ns ns ns ns ns ns ns MHz 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 Fig.7 Fig.7 Fig.7 Fig.7 Fig.7 Fig.7 Fig.7 Fig.7 UNIT VCC (V) WAVEFORMS TEST CONDITIONS
December 1990
6
Philips Semiconductors
Product specification
12-stage binary ripple counter
AC WAVEFORMS
74HC/HCT4040
(1) HC : VM = 50%; VI = GND to VCC. HCT: VM = 1.3 V; VI = GND to 3 V.
Fig.7
Waveforms showing the clock (CP) to output (Qn) propagation delays, the clock pulse width, the output transition times and the maximum clock pulse frequency. Also showing the master reset (MR) pulse width, the master reset to output (Qn) propagation delays and the master reset to clock (CP) removal time.
PACKAGE OUTLINES See "74HC/HCT/HCU/HCMOS Logic Package Outlines".
December 1990
7

▲Up To Search▲

Price & Availability of 74HC4040

	To Download 74HC4040 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .