View V54C365804VD_147223.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

V54C365804VD(L) HIGH PERFORMANCE 143/133/125 MHz 3.3 VOLT 8M X 8 SYNCHRONOUS DRAM 4 BANKS X 2Mbit X 8
PRELIMINARY
s 4 banks x 2Mbit x 8 organization s High speed data transfer rates up to 143 MHz s Full Synchronous Dynamic RAM, with all signals referenced to clock rising edge s Single Pulsed RAS Interface s Data Mask for Read/Write Control s Four Banks controlled by BA0 & BA1 s Programmable CAS Latency: 2, 3 s Programmable Wrap Sequence: Sequential or Interleave s Programmable Burst Length: 1, 2, 4, 8 and full page for Sequential Type 1, 2, 4, 8 for Interleave Type s Multiple Burst Read with Single Write Operation s Automatic and Controlled Precharge Command s Random Column Address every CLK (1-N Rule) s Suspend Mode and Power Down Mode s Auto Refresh and Self Refresh s Refresh Interval: 4096 cycles/64 ms s Available in 54 Pin 400 mil TSOP-II s LVTTL Interface s Single +3.3 V 0.3 V Power Supply
CILETIV LESOM
System Frequency (fCK) Clock Cycle Time (tCK3)
7 143MHz 7 ns 5.4 ns 5.5 ns
75 133MHz 7.5 ns 5.4 ns 6 ns
8PC 125 MHz 8 ns 6 ns 6 ns
8 125 MHz 8 ns 7 ns 7 ns
Clock Access Time (tAC3) CAS Latency = 3 Clock Access Time (tAC2) CAS Latency = 2
Features
Description
The V54C365804VD(L) is a four bank Synchronous DRAM organized as 4 banks x 2Mbit x 8. The V54C365804VD(L) achieves high speed data transfer rates up to 143 MHz by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock All of the control, address, data input and output circuits are synchronized with the positive edge of an externally supplied clock. Operating the four memory banks in an interleaved fashion allows random access operation to occur at higher rate than is possible with standard DRAMs. A sequential and gapless data rate of up to 143 MHz is possible depending on burst length, CAS latency and speed grade of the device.
Device Usage Chart
Operating Temperature Range
0C to 70C
Package Outline T
*
Access Time (ns) 7
*
Power 8
*
75
*
8PC
*
Std.
*
L
*
Temperature Mark
Blank
V54C365804VD(L) Rev. 0.9 September 2001
1
V54C365804VD(L)
CILETIV LESOM
Description TSOP-II Pkg. T Pin Count 54
54 Pin Plastic TSOP-II PIN CONFIGURATION Top View
Pin Names
CLK CKE Clock Input Clock Enable Chip Select Row Address Strobe Column Address Strobe Write Enable Address Inputs Bank Select Data Input/Output Data Mask Power (+3.3V) Ground Power for I/O's (+3.3V) Ground for I/O's Not connected
VCC I/O1 VCCQ NC I/O2 VSSQ NC I/O3 VCCQ NC I/O4 VSSQ NC VCC NC WE CAS RAS CS BA0 BA1 A10 A0 A1 A2 A3 VCC
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28
365804VA 01
VSS I/O8 VSSQ NC I/O7 VCCQ NC I/O6 VSSQ NC I/O5 VCCQ NC VSS NC DQM CLK CKE NC A11 A9 A8 A7 A6 A5 A4 VSS
CS RAS CAS WE A0-A11 BA0, BA1 I/O1-I/O8 DQM VCC VSS VCCQ VSSQ NC
V54C365804VD(L) Rev. 0.9 September 2001
2
V54C365804VD(L)
Block Diagram
Column Addresses A0 - A8, AP, BA0, BA1 Row Addresses A0 - A11, BA0, BA1
Column decoder Sense amplifier & I(O) bus
Bank 0
Column decoder Sense amplifier & I(O) bus
Bank 1
Column decoder Sense amplifier & I(O) bus
Bank 2
Column decoder Sense amplifier & I(O) bus
CKE
RAS
CAS
WE
CS
V54C365804VD(L) Rev. 0.9 September 2001
3
DQM
CLK
CILETIV LESOM
Capacitance*
Symbol C I1 C I2 C IO C CLK
TA = 0 to 70C, VCC = 3.3 V 0.3 V, f = 1 Mhz
Parameter Input Capacitance (A0 to A11) Input Capacitance RAS, CAS, WE, CS, CLK, CKE, DQM Output Capacitance (I/O) Input Capacitance (CLK)
Max. Unit
5 5 pF pF
6.5 4
pF pF
*Note:Capacitance is sampled and not 100% tested.
Column address counter
Column address buffer
Row address buffer
Refresh Counter
Row decoder Memory array
Row decoder Memory array
Row decoder Memory array
Row decoder Memory array Bank 3
4096 x 512 x 8 bit
4096 x 512 x 8 bit
4096 x 512 x 8 bit
4096 x 512 x 8 bit
Input buffer
Output buffer
Control logic & timing generator
I/O1-I/O8
V54C365804VD(L)
CILETIV LESOM
Pin
CLK
Signal Pin Description
Type
Input
Signal
Pulse
Polarity
Positive Edge
Function
The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE
Input
Level
Active High Activates the CLK signal when high and deactivates the CLK signal when low, thereby initiates either the Power Down mode, Suspend mode, or the Self Refresh mode. Active Low CS enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue. Active Low When sampled at the positive rising edge of the clock, CAS, RAS, and WE define the command to be executed by the SDRAM. -- During a Bank Activate command cycle, A0-A11 defines the row address (RA0-RA11) when sampled at the rising clock edge. During a Read or Write command cycle, A0-An defines the column address (CA0-CAn) when sampled at the rising clock edge.CAn depends from the SDRAM organization: 8M x 8 SDRAM CA0-CA8 (Page Length = 512 bits) In addition to the column address, A10(=AP) is used to invoke autoprecharge operation at the end of the burst read or write cycle. If A10 is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If A10 is low, autoprecharge is disabled. During a Precharge command cycle, A10(=AP) is used in conjunction with BA0 and BA1 to control which bank(s) to precharge. If A10 is high, all four banks will BA0 and BA1 are used to define which bank to precharge.
CS
Input
Pulse
RAS, CAS WE A0 - A11
Input
Pulse
Input
Level
BA0, BA1 DQx
Input
Level
--
Selects which bank is to be active.
Input Output Input
Level
--
Data Input/Output pins operate in the same manner as on conventional DRAMs.
DQM
Pulse
Active High The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the write operation if DQM is high. One DQM input is present in x4 and x8 DRAMs. Power and ground for the input buffers and the core logic.
VCC, VSS Supply VCCQ VSSQ Supply -- --
Isolated power supply and ground for the output buffers to provide improved noise immunity.
V54C365804VD(L) Rev. 0.9 September 2001
4
V54C365804VD(L)
All of SDRAM operations are defined by states of control signals CS, RAS, CAS, WE, and DQM at the positive edge of the clock. The following list shows the thruth table for the operation commands.
Operation
Row Activate Read Read w/Autoprecharge Write Write with Autoprecharge Row Precharge Precharge All Mode Register Set No Operation Device Deselect Auto Refresh Self Refresh Entry Self Refresh Exit
Notes: 1. V = Valid , x = Don't Care, L = Low Level, H = High Level 2. CKEn signal is input level when commands are provided, CKEn-1 signal is input level one clock before the commands are provided. 3. These are state of bank designated by BS0, BS1 signals. 4. Device state is Full Page Burst operation 5. Power Down Mode can not entry in the burst cycle. When this command assert in the burst mode cycle device is clock suspend mode.
CILETIV LESOM
Operation Definition
Device State
Idle3 Active3 Active
3
CKE n-1
H H H H H H H H H H H H
CKE n
X X X X X X X X X X H L
CS
L L L L L L L L L H L L H
RAS
L H H H H L L L H X L L X H X H X H X X
CAS
H L L L L H H L H X L L X H X H X H X X
WE
H H H L L L L L H X H H X X X X X L X X
DQM
X X X X X X X X X X X X
A0-9, A11
V V V V V X X V X X X X
A10
V L H L H L H V X X X X
BS0 BS1
V V V V V V X V X X X X
Active3 Active3 Any Any Idle Any Any Idle Idle Idle (Self Refr.) Idle Active5 Any (Power Down) Active Active
L
H
L H
X
X
X
X
Power Down Entry
H
L
L H
X
X
X
X
Power Down Exit
L
H
L X X
X
X
X
X
Data Write/Output Enable Data Write/Output Disable
H H
X X
L H
X X
X X
X X
V54C365804VD(L) Rev. 0.9 September 2001
5
V54C365804VD(L)
register is set, a Standby or NOP command is required. Low signals of RAS, CAS, and WE at the positive edge of the clock activate the mode set operation. Address input data at this timing defines parameters to be set as shown in the previous table.
The default power on state of the mode register is supplier specific and may be undefined. The following power on and initialization sequence guarantees the device is preconditioned to each users specific needs. Like a conventional DRAM, the Synchronous DRAM must be powered up and initialized in a predefined manner. During power on, all VCC and VCCQ pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed VCC+0.3V on any of the input pins or VCC supplies. The CLK signal must be started at the same time. After power on, an initial pause of 200 s is required followed by a precharge of both banks using the precharge command. To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of eight Auto Refresh cycles (CBR) are also required.These may be done before or after programming the Mode Register. Failure to follow these steps may lead to unpredictable start-up modes.
The Mode register designates the operation mode at the read or write cycle. This register is divided into 4 fields. A Burst Length Field to set the length of the burst, an Addressing Selection bit to program the column access sequence in a burst cycle (interleaved or sequential), a CAS Latency Field to set the access time at clock cycle and a Operation mode field to differentiate between normal operation (Burst read and burst Write) and a special Burst Read and Single Write mode. The mode set operation must be done before any activate command after the initial power up. Any content of the mode register can be altered by re-executing the mode set command. All banks must be in precharged state and CKE must be high at least one clock before the mode set operation. After the mode
CILETIV LESOM
Power On and Initialization
Read and Write Operation
When RAS is low and both CAS and WE are high at the positive edge of the clock, a RAS cycle starts. According to address data, a word line of the selected bank is activated and all of sense amplifiers associated to the wordline are set. A CAS cycle is triggered by setting RAS high and CAS low at a clock timing after a necessary delay, tRCD, from the RAS timing. WE is used to define either a read (WE = H) or a write (WE = L) at this stage. SDRAM provides a wide variety of fast access modes. In a single CAS cycle, serial data read or write operations are allowed at up to a 143 MHz data rate. The numbers of serial data bits are the burst length programmed at the mode set operation, i.e., one of 1, 2, 4, 8 and full page. Column addresses are segmented by the burst length and serial data accesses are done within this boundary. The first column address to be accessed is supplied at the CAS timing and the subsequent addresses are generated automatically by the programmed burst length and its sequence. For example, in a burst length of 8 with interleave sequence, if the first address is `2', then the rest of the burst sequence is 3, 0, 1, 6, 7, 4, and 5. Full page burst operation is only possible using the sequential burst type and page length is a function of the I/O organisation and column addressing. Full page burst operation do not self terminate once the burst length has been reached. In other words, unlike burst length of 2, 3 or 8, full page burst continues until it is terminated using another command.
Programming the Mode Register
V54C365804VD(L) Rev. 0.9 September 2001
6
V54C365804VD(L)
Address Input for Mode Set (Mode Register Operation)
Similar to the page mode of conventional DRAM's, burst read or write accesses on any column address are possible once the RAS cycle latches the sense amplifiers. The maximum tRAS or the refresh interval time limits the number of random column accesses. A new burst access can be done even before the previous burst ends. The interrupt operation at every clock cycles is supported. When the previous burst is interrupted, the remaining addresses are overridden by the new address with the full burst length. An interrupt which accompanies
CILETIV LESOM
0 0 0 0 0 0
BA1 BA0 A11 A10 A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
Address Bus (Ax)
Operation Mode
CAS Latency
BT
Burst Length
Mode Register
Operation Mode
BA1 BA0 A11 A10 A9 A8 A7 0 0 0 0 Mode Burst Read/Burst Write Burst Read/Single Write
Burst Type
A3 0 1 Type Sequential Interleave
0
1
0
0
CAS Latency
A6 0 0 0 0 1 1 1 1 A5 0 0 1 1 0 0 1 1 A4 0 1 0 1 0 1 0 1 Latency Reserve Reserve 2 3 4 Reserve Reserve Reserve
Burst Length
Length A2 0 0 0 0 1 1 1 1 A1 0 0 1 1 0 0 1 1 A0 Sequential 0 1 0 1 0 1 0 1 1 2 4 8 Reserve Reserve Reserve Full Page Interleave 1 2 4 8 Reserve Reserve Reserve Reserve
with an operation change from a read to a write is possible by exploiting DQM to avoid bus contention. When two or more banks are activated sequentially, interleaved bank read or write operations are possible. With the programmed burst length, alternate access and precharge operations on two or more banks can realize fast serial data access modes among many different pages. Once two or more banks are activated, column to column interleave operation can be done between different pages.
V54C365804VD(L) Rev. 0.9 September 2001
7
V54C365804VD(L)
CILETIV LESOM
2 4 xx0 xx1 x00 x01 x10 x11 000 001 010 011 100 101 110 111 nnn 8 Full Page
Burst Length and Sequence:
Burst Starting Address Length (A2 A1 A0) Sequential Burst Addressing (decimal) 0, 1 1, 0 0, 1, 2, 3, 0 1 2 3 4 5 6 7 1 2 3 4 5 6 7 0 2 3 4 5 6 7 0 1 1, 2, 3, 0, 3 4 5 6 7 0 1 2 2, 3, 0, 1, 4 5 6 7 0 1 2 3 3 0 1 2 5 6 7 0 1 2 3 4 6 7 0 1 2 3 4 5 7 0 1 2 3 4 5 6 0 1 2 3 4 5 6 7 1 0 3 2 5 4 7 6 2 3 0 1 6 7 4 5 0, 1, 2, 3, Interleave Burst Addressing (decimal) 0, 1 1, 0 1, 0, 3, 2, 3 2 1 0 7 6 5 4 2, 3, 0, 1, 4 5 6 7 0 1 2 3 3 2 1 0 5 4 7 6 1 0 3 2 6 7 4 5 2 3 0 1 7 6 5 4 3 2 1 0
Cn, Cn+1, Cn+2,.....
not supported
Refresh Mode
SDRAM has two refresh modes, Auto Refresh and Self Refresh. Auto Refresh is similar to the CAS -before-RAS refresh of conventional DRAMs. All of banks must be precharged before applying any refresh mode. An on-chip address counter increments the word and the bank addresses and no bank information is required for both refresh modes. The chip enters the Auto Refresh mode, when RAS and CAS are held low and CKE and WE are held high at a clock timing. The mode restores word line after the refresh and no external precharge command is necessary. A minimum tRC time is required between two automatic refreshes in a burst refresh mode. The same rule applies to any access command after the automatic refresh operation. The chip has an on-chip timer and the Self Refresh mode is available. It enters the mode when RAS, CAS, and CKE are low and WE is high at a clock timing. All of external control signals including the clock are disabled. Returning CKE to high enables the clock and initiates the refresh exit operation. After the exit command, at least one tRC delay is required prior to any access command.
a data mask function for writes. When DQM is activated, the write operation at the next clock is prohibited (DQM Write Mask Latency tDQW = zero clocks).
Suspend Mode
During normal access mode, CKE is held high enabling the clock. When CKE is low, it freezes the internal clock and extends data read and write operations. One clock delay is required for mode entry and exit (Clock Suspend Latency tCSL).
Power Down
In order to reduce standby power consumption, a power down mode is available. All banks must be precharged and the necessary Precharge delay (trp) must occur before the SDRAM can enter the Power Down mode. Once the Power Down mode is initiated by holding CKE low, all of the receiver circuits except CLK and CKE are gated off. The Power Down mode does not perform any refresh operations, therefore the device can't remain in Power Down mode longer than the Refresh period (tref) of the device. Exit from this mode is performed by taking CKE "high". One clock delay is required for mode entry and exit.
DQM Function
DQM has two functions for data I/O read and write operations. During reads, when it turns to "high" at a clock timing, data outputs are disabled and become high impedance after two clock delay (DQM Data Disable Latency tDQZ ). It also provides
Auto Precharge
Two methods are available to precharge SDRAMs. In an automatic precharge mode, the CAS timing accepts one extra address, CA10, to determine whether the chip restores or not after the
V54C365804VD(L) Rev. 0.9 September 2001
8
V54C365804VD(L)
Burst Termination
Once a burst read or write operation has been initiated, there are several methods in which to terminate the burst operation prematurely. These methods include using another Read or Write Command to interrupt an existing burst operation, use a Precharge Command to interrupt a burst cycle and close the active bank, or using the Burst Stop Command to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank. When interrupting a burst with another Read or Write Command care must be taken to avoid I/O contention. The Burst Stop Command, however, has the fewest restrictions making it the easiest method to use when terminating a burst operation before it has been completed. If a Burst Stop command is issued during a burst write operation, then any residual data from the burst write cycle will be ignored. Data that is presented on the I/O pins before the Burst Stop Command is registered will be written to the memory.
operation. If CA10 is high when a Read Command is issued, the Read with Auto-Precharge function is initiated. The SDRAM automatically enters the precharge operation one clock before the last data out for CAS latencies 2, two clocks for CAS latencies 3 and three clocks for CAS latencies 4. If CAS10 is high when a Write Command is issued, the Write with Auto-Precharge function is initiated. The SDRAM automatically enters the precharge operation a time delay equal to tWR (Write recovery time) after the last data in.
There is also a separate precharge command available. When RAS and WE are low and CAS is high at a clock timing, it triggers the precharge operation. Three address bits, BA0, BA1 and A10 are used to define banks as shown in the following list. The precharge command can be imposed one clock before the last data out for CAS latency = 2, two clocks before the last data out for CAS latency = 3 and three clocks before the last data out for CAS latency= 4. Writes require a time delay twr from the last data out to apply the precharge command. Bank Selection by Address Bits:
A10 0 0 0 0 1 BA0 BA1 0 0 1 1 X 0 1 0 1 X Bank 0 Bank 1 Bank 2 Bank 3 all Banks
CILETIV LESOM
Precharge Command
V54C365804VD(L) Rev. 0.9 September 2001
9
V54C365804VD(L)
Note: 1. All voltages are referenced to VSS. 2. VIH may overshoot to VCC + 2.0 V for pulse width of < 4ns with 3.3V. VIL may undershoot to -2.0 V for pulse width < 4.0 ns with 3.3V. Pulse width measured at 50% points with amplitude measured peak to DC reference.
CILETIV LESOM
Parameter
Input high voltage Input low voltage
Absolute Maximum Ratings*
Operating temperature range ..................0 to 70 C Storage temperature range ............... -55 to 150 C Input/output voltage .................. -0.3 to (VCC+0.3) V Power supply voltage .......................... -0.3 to 4.6 V Power dissipation ............................................. 1 W Data out current (short circuit) ...................... 50 mA
*Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Recommended Operation and Characteristics for LV-TTL
TA = 0 to 70 C; VSS = 0 V; VCC,VCCQ = 3.3 V 0.3 V
Limit Values Symbol
VIH VIL VOH VOL II(L) IO(L)
min.
2.0 - 0.3 2.4 - -5
max.
Vcc+0.3 0.8 - 0.4 5
Unit
V V V V A A
Notes
1, 2 1, 2
Output high voltage (IOUT = - 2.0 mA) Output low voltage (IOUT = 2.0 mA) Input leakage current, any input (0 V < V IN < 3.6 V, all other inputs = 0 V) Output leakage current (DQ is disabled, 0 V < VOUT < VCC )
-5
5
V54C365804VD(L) Rev. 0.9 September 2001
10
V54C365804VD(L)
Notes: 7. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of tCK and tRC. Input signals are changed one time during tCK. 8. These parameter depend on output loading. Specified values are obtained with output open.
CILETIV LESOM
Symbol
ICC1 ICC2P ICC2PS ICC2N ICC2NS ICC3 ICC3P ICC4 ICC5 ICC6
Operating Currents (TA = 0 to 70C, VCC = 3.3V 0.3V)
(Recommended Operating Conditions unless otherwise noted)
Max. Parameter & Test Condition
Operating Current tRC = tRCMIN., tRC = tCKMIN. Active-precharge command cycling, without Burst Operation Precharge Standby Current in Power Down Mode CS =VIH , CKE VIL(max) Precharge Standby Current in Non-Power Down Mode CS =VIH , CKE VIL(max) 1 bank operation
-7
150
-75
140
-8PC
130
-8
130
Unit
mA
Note
7
tCK = min. tCK = Infinity tCK = min. tCK = Infinity CKE VIH(MIN.) CKE 2
2
2
2
mA
7
1 45
1 40
1 35
1 35
mA mA
7
5
5
5
5
mA
No Operating Current tCK = min, CS = VIH(min) bank ; active state ( 4 banks)
55
50
45
45
mA
8
8
8
8
mA
Burst Operating Current tCK = min Read/Write command cycling Auto Refresh Current tCK = min Auto Refresh command cycling Self Refresh Current Self Refresh Mode, CKE=<0.2V
120
120
110
110
mA
7,8
150
140
130
130
mA
7
1 L-version 500
1 500
1 500
1 500
mA A
V54C365804VD(L) Rev. 0.9 September 2001
11
V54C365804VD(L)
CILETIV LESOM
# Symbol
1 tCK 2 tCK 3 tAC 4 5 6 tCH tCL tT
AC Characteristics 1,2, 3
TA = 0 to 70 C; VSS = 0 V; VDD = 3.3 V 0.3 V, tT = 1 ns
Limit Values -7 Parameter -75 -8PC -8 Unit Note
Min. Max. Min. Max. Min. Max. Min. Max.
Clock and Clock Enable
Clock Cycle Time CAS Latency = 3 CAS Latency = 2 Clock Frequency CAS Latency = 3 CAS Latency = 2 Access Time from Clock CAS Latency = 3 CAS Latency = 2 Clock High Pulse Width Clock Low Pulse Width Transition Tim 7 10 - - 7.5 10 - - 8 10 - - 8 12 - - s ns ns
- -
143 100
- -
133 100
- -
125 100
- -
125 83
MHz MHz 2, 4
- _ 2.5 2.5 0.3
5.4 5.5 - - 1.2
- _ 2.5 2.5 0.3
5.4 6 - - 1.2
- _ 3 3 0.5
6 6 - - 10
- _ 3 3 0.5
7 7 - - 10
ns ns ns ns ns
Setup and Hold Times
7 8 9 10 11 12 tIS tIH tCKS tCKH tRSC tSB Input Setup Time Input Hold Time CKE Setup Time CKE Hold Time Mode Register Set-up Time Power Down Mode Entry Time 1.5 0.8 1.5 0.8 14 0 - - - - - 7 1.5 0.8 1.5 0.8 15 0 - - - - - 7.5 2 1 2 1 16 0 - - - - - 8 2.5 1 2.5 1 16 0 - - - - - 8 ns ns ns ns ns ns 5 5 5 5
Common Parameters
13 14 15 16 17 tRCD tRP tRAS tRC tRRD tCCD Row to Column Delay Time Row Precharge Time Row Active Time Row Cycle Time Activate(a) to Activate(b) Command Period CAS(a) to CAS(b) Command Period 20 20 42 60 14 - - 100K - - 20 20 45 60 15 - - 100K - - 20 20 45 60 16 - - 100k - - 24 24 48 72 20 - - 100k - - ns ns ns ns ns 6 6 6 6 6
18
1
-
1
-
1
-
1
-
CLK
Refresh Cycle
19 20 tREF tSREX Refresh Period (4096 cycles) Self Refresh Exit Time
--
64
--
64
--
64
--
64
ms ns
10
10
10
12
V54C365804VD(L) Rev. 0.9 September 2001
12
V54C365804VD(L)
CILETIV LESOM
# Symbol Read Cycle
21 22 23 24 tOH tLZ tHZ tDQZ
AC Characteristics (Cont'd)
Limit Values -7 Parameter -75 -8PC -8 Unit Note
Min. Max. Min. Max. Min. Max. Min. Max.
Data Out Hold Time Data Out to Low Impedance Time Data Out to High Impedance Time DQM Data Out Disable Latency
2.7 1 - -
- - 5.4 2
2.7 1 - -
- - 5.4 2
3 0 3 -
- - 8 2
3 0 3 -
- - 8 2
ns ns ns CLK
2
7
Write Cycle
25 26 tWR tDQW Write Recovery Time DQM Write Mask Latency 2 0 - - 2 0 - - 2 0 - - 2 - - - CLK CLK
V54C365804VD(L) Rev. 0.9 September 2001
13
V54C365804VD(L)
CILETIV LESOM
CLK COMMAND OUTPUT
Notes for AC Parameters:
1. For proper power-up see the operation section of this data sheet. 2. AC timing tests have VIL = 0.8V and V IH = 2.0V with the timing referenced to the 1.4 V crossover point. The transition time is measured between VIH and VIL. All AC measurements assume tT = 1ns with the AC output load circuit shown in Figure 1.
tCK VIH VIL
+ 1.4 V 50 Ohm
tT
tCS tCH 1.4V
Z=50 Ohm
tAC tLZ tOH tAC
I/O 50 pF
1.4V
tHZ
Figure 1.
4. If clock rising time is longer than 1 ns, a time (tT/2 - 0.5) ns has to be added to this parameter. 5. If tT is longer than 1 ns, a time (tT - 1) ns has to be added to this parameter. 6. These parameter account for the number of clock cycle and depend on the operating frequency of the clock, as follows: the number of clock cycle = specified value of timing period (counted in fractions as a whole number) Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high. Self Refresh Exit is not complete until a time period equal to tRC is satisfied once the Self Refresh Exit command is registered. 7. Referenced to the time which the output achieves the open circuit condition, not to output voltage levels
V54C365804VD(L) Rev. 0.9 September 2001
14
V54C365804VD(L)
13. Power Down Mode and Clock Suspend 14. Self Refresh (Entry and Exit) 15. Auto Refresh (CBR)
CILETIV LESOM
Timing Diagrams
1. Bank Activate Command Cycle 2. Burst Read Operation 3. Read Interrupted by a Read 4. Read to Write Interval 4.1 Read to Write Interval 4.2 Minimum Read to Write Interval 4.3 Non-Minimum Read to Write Interval 5. Burst Write Operation 6. Write and Read Interrupt 6.1 Write Interrupted by a Write 6.2 Write Interrupted by Read 7. Burst Write & Read with Auto-Precharge 7.1 Burst Write with Auto-Precharge 7.2 Burst Read with Auto-Precharge 8. Burst Termination 8.1 Termination of a Full Page Burst Write Operation 8.2 Termination of a Full Page Burst Write Operation 9. AC- Parameters 9.1 AC Parameters for a Write Timing 9.2 AC Parameters for a Read Timing 10. Mode Register Set 11. Power on Sequence and Auto Refresh (CBR) 12. Clock Suspension (using CKE) 12.1 Clock Suspension During Burst Read CAS Latency = 2 12. 2 Clock Suspension During Burst Read CAS Latency = 3 12. 3 Clock Suspension During Burst Write CAS Latency = 2 12. 4 Clock Suspension During Burst Write CAS Latency = 3
V54C365804VD(L) Rev. 0.9 September 2001
15
V54C365804VD(L)
17. Random Column Write ( Page within same Bank) 17.1 CAS Latency = 2 17.2 CAS Latency = 3 18. Random Row Read ( Interleaving Banks) with Precharge 18.1 CAS Latency = 2 18.2 CAS Latency = 3 19. Random Row Write ( Interleaving Banks) with Precharge 19.1 CAS Latency = 2 19.2 CAS Latency = 3 20. Full Page Read Cycle 20.1 CAS Latency = 2 20.2 CAS Latency = 3 21. Full Page Write Cycle 21.1 CAS Latency = 2 21.2 CAS Latency = 3 22. Precharge Termination of a Burst 22.1 CAS Latency = 2 22.2 CAS Latency = 3
CILETIV LESOM
Timing Diagrams (Cont'd)
16. Random Column Read ( Page within same Bank) 16.1 CAS Latency = 2 16.2 CAS Latency = 3
V54C365804VD(L) Rev. 0.9 September 2001
16
V54C365804VD(L)
2. Burst Read Operation (Burst Length = 4, CAS latency = 2, 3, 4)
T0 CLK T1 T2 T3 T4 T5 T6 T7 T8
COMMAND
CAS latency = 2
tCK2, I/O's
CAS latency = 3
tCK3, I/O's
CAS latency = 4
tCK4, I/O's
CILETIV LESOM
(CAS latency = 3)
T0 CLK ADDRESS
Bank A Row Addr.
1. Bank Activate Command Cycle
T1
T
T
T
T
T
..........
Bank A Col. Addr.
..........
Bank B Row Addr.
Bank A Row Addr.
tRCD
tRRD
NOP Write A with Auto Precharge .......... Bank B Activate NOP Bank A Activate
COMMAND
: "H" or "L"
Bank A Activate
NOP
tRC
READ A
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
DOUT A0
DOUT A1
DOUT A2
DOUT A3
DOUT A0
DOUT A1
DOUT A2
DOUT A3
DOUT A0
DOUT A1
DOUT A2
DOUT A3
V54C365804VD(L) Rev. 0.9 September 2001
17
V54C365804VD(L)
4.1 Read to Write Interval
(Burst Length = 4, CAS latency = 3)
T0 CLK T1 T2 T3 T4 T5 T6 T7 T8
CILETIV LESOM
T0 CLK COMMAND
READ A CAS latency = 2
3. Read Interrupted by a Read (Burst Length = 4, CAS latency = 2, 3, 4)
T1 T2 T3 T4 T5 T6 T7 T8
READ B
NOP
NOP
NOP
NOP
NOP
NOP
NOP
tCK2, I/O's
CAS latency = 3
DOUT A0
DOUT B0
DOUT B1
DOUT B2
DOUT B3
tCK3, I/O's
CAS latency = 4
DOUT A0
DOUT B0
DOUT B1
DOUT B2
DOUT B3
tCK4, I/O's
DOUT A0
DOUT B0
DOUT B1
DOUT B2
DOUT B3
Minimum delay between the Read and Write Commands = 4+1 = 5 cycles
DQM
tDQZ
tDQW
COMMAND
NOP
READ A
NOP
NOP
NOP
NOP
WRITE B
NOP
NOP
I/O's
: "H" or "L"
DOUT A0 Must be Hi-Z before the Write Command
DIN B0
DIN B1
DIN B2
V54C365804VD(L) Rev. 0.9 September 2001
18
V54C365804VD(L)
4.3 Non-Minimum Read to Write Interval
(Burst Length = 4, CAS latency = 2, 3, 4
T0 CLK
tDQW
CILETIV LESOM
T0 CLK DQM COMMAND
NOP CAS latency = 2
4.2 Minimum Read to Write Interval (Burst Length = 4, CAS latency = 2)
T1 T2 T3 T4 T5 T6 T7 T8
tDQW tDQZ
1 Clk Interval BANK A ACTIVATE
NOP
NOP
READ A
WRITE A
NOP
NOP
NOP
Must be Hi-Z before the Write Command
tCK2, I/O's
: "H" or "L"
DIN A0
DIN A1
DIN A2
DIN A3
T1
T2
T3
T4
T5
T6
T7
T8
DQM
tDQZ
COMMAND
NOP
READ A
NOP
NOP
READ A
NOP
WRITE B
NOP
NOP
CAS latency = 2
tCK1, I/O's
CAS latency = 3
DOUT A0
DOUT A1 Must be Hi-Z before the Write Command
DIN B0
DIN B1
DIN B2
tCK2, I/O's
CAS latency = 4
DOUT A0
DIN B0
DIN B1
DIN B2
tCK3, I/O's
: "H" or "L"
DIN B0
DIN B1
DIN B2
V54C365804VD(L) Rev. 0.9 September 2001
19
V54C365804VD(L)
6.1 Write Interrupted by a Write (Burst Length = 4, CAS latency = 2, 3, or 4)
T0 CLK T1 T2 T3 T4 T5 T6 T7 T8
CILETIV LESOM
T0 CLK COMMAND
NOP
5. Burst Write Operation (Burst Length = 4, CAS latency = 2, 3, or 4)
T1 T2 T3 T4 T5 T6 T7 T8
WRITE A
NOP
NOP
NOP
NOP
NOP
NOP
NOP
I/O's
DIN A0
DIN A1
DIN A2
DIN A3
don't care
The first data element and the Write are registered on the same clock edge.
Extra data is ignored after termination of a Burst.
COMMAND
NOP
WRITE A
WRITE B
NOP
NOP
NOP
NOP
NOP
NOP
1 Clk Interval
I/O's
DIN A0
DIN B0
DIN B1
DIN B2
DIN B3
V54C365804VD(L) Rev. 0.9 September 2001
20
V54C365804VD(L)
7. Burst Write with Auto-Precharge Burst Length = 2, CAS latency = 2, 3, 4)
T0 CLK T1 T2 T3 T4 T5 T6 T7 T8
CILETIV LESOM
T0 CLK COMMAND
NOP CAS latency = 2
6.2 Write Interrupted by a Read (Burst Length = 4, CAS latency = 2, 3, 4)
T1 T2 T3 T4 T5 T6 T7 T8
WRITE A
READ B
NOP
NOP
NOP
NOP
NOP
NOP
tCK2, I/O's
CAS latency = 3
DIN A0
don't care
DOUT B0
DOUT B1
DOUT B2
DOUT B3
tCK3, I/O's
CAS latency = 4
DIN A0
don't care
don't care
DOUT B0
DOUT B1
DOUT B2
DOUT B3
tCK4, I/O's
DIN A0
don't care
don't care
don't care
DOUT B0
DOUT B1
DOUT B2
Input data for the Write is ignored.
Input data must be removed from the I/O's at least one clock cycle before the Read dataAPpears on the outputs to avoid data contention.
COMMAND
BANK A ACTIVE
NOP
NOP
WRITE A
Auto-Precharge
NOP
NOP
NOP
NOP
NOP
tWR
CAS latency = 2 DIN A0 DIN A1
tRP
I/O's
CAS latency = 3
tWR
* * * *
tRP
I/O's
CAS latency = 4
DIN A0
DIN A1
tWR
tRP
I/O's
DIN A0
DIN A1
Begin Autoprecharge
Bank can be reactivated after trp
V54C365804VD(L) Rev. 0.9 September 2001
21
V54C365804VD(L)
CILETIV LESOM
T0 CLK COMMAND
NOP CAS latency = 2
7.2 Burst Read with Auto-Precharge Burst Length = 4, CAS latency = 2, 3, 4)
T1 T2 T3 T4 T5 T6 T7 T8
WRITE A
READ B
NOP
NOP tRP
NOP
NOP
NOP
NOP
tCK2, I/O's
CAS latency = 3
DOUT A0
DOUT A1
* * *
DOUT A2
DOUT A3 tRP DOUT A2 tRP DOUT A1 DOUT A2 DOUT A3 DOUT A3
tCK3, I/O's
CAS latency = 4
DOUT A0
DOUT A1
tCK4, I/O's
DOUT A0
Bank can be reactivated after tRP
*
Begin Autoprecharge
V54C365804VD(L) Rev. 0.9 September 2001
22
V54C365804VD(L)
8.2 Termination of a Full Page Burst Write Operation (CAS latency = 2, 3, 4)
T0 CLK T1 T2 T3 T4 T5 T6 T7 T8
CILETIV LESOM
T0 CLK COMMAND
READ A CAS latency = 2
8.1 Termination of a Full Page Burst Read Operation (CAS latency = 2, 3, 4)
T1 T2 T3 T4 T5 T6 T7 T8
NOP
NOP
NOP
Burst Stop
NOP
NOP
NOP
NOP
tCK2, I/O's
CAS latency = 3
DOUT A0
DOUT A1
DOUT A2
DOUT A3
tCK3, I/O's
CAS latency = 4
DOUT A0
DOUT A1
DOUT A2
DOUT A3
tCK4, I/O's
DOUT A0
DOUT A1
DOUT A2
DOUT A3
The burst ends after a delay equal to the CAS latency.
COMMAND
NOP
WRITE A
NOP
NOP
Burst Stop
NOP
NOP
NOP
NOP
CAS latency = 2,3,4
I/O's
DIN A0
DIN A1
DIN A2
don't care
Input data for the Write is masked.
V54C365804VD(L) Rev. 0.9 September 2001
23
V54C365804VD(L) Rev. 0.9 September 2001
9.1 AC Parameters for Write Timing
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16
Burst Length = 4, CAS Latency = 2
T17 T18 T19 T20 T21 T22
CLK tCH CKE tCKS tCL tCS tCH tCK2
Begin Auto Precharge Bank A Begin Auto Precharge Bank B
tCKH
CS
RAS
CAS
WE 24 BA tAH AP tAS Addr
RAx CAx RBx CBx RAy RAy RAz RBy RAx RBx RAy RAz RBy
DQM
tRCD tRC I/O
Hi-Z Ax0 Ax1 Ax2 Ax3 Bx0 Bx1 Bx2
tDS tDH
Bx3 Ay0 Ay1 Ay2
tWR
Ay3
tRP
tRRD
Activate Write with Activate Write with Activate Command Auto Precharge Command Auto Precharge Command Bank A Command Bank B Command Bank A Bank A Bank B
Write Command Bank A
Precharge Command Bank A
Activate Command Bank A
Activate Command Bank B
CILETIV LESOM
V54C365804VD(L)
V54C365804VD(L) Rev. 0.9 September 2001
9.2 AC Parameters for Read Timing
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9
Burst Length = 2, CAS Latency = 2
T10 T11 T12 T13
CLK tCH tCL CKE tCKS CS tCK2 tCS tCH
Begin Auto Precharge Bank B
tCKH
RAS
CAS
WE
BA tAH AP tAS Addr
RAx CAx RBx RBx RAy RAx RBx RAy
tRRD tRAS DQM tAC2 tRCD I/O
Hi-Z
tRC tAC2 tOH
Ax0
tLZ
tHZ
Ax1 Bx0
tRP tHZ
Bx1
Activate Command Bank A
Read Command Bank A
Activate Command Bank B
Read with Auto Precharge Command
Precharge Command Bank A
Activate Command Bank A
CILETIV LESOM
V54C365804VD(L)
\
25
V54C365804VD(L) Rev. 0.9 September 2001
10. Mode Register Set
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
2 Clock min.
CS
RAS
CAS
WE
BA
AP
Address Key
Addr
Precharge Command All Banks
Mode Register Set Command
Any Command
CILETIV LESOM
V54C365804VD(L)
\
26
V54C365804VD(L) Rev. 0.9 September 2001
11. Power on Sequence and Auto Refresh (CBR)
T0 T T T T T T T T T T1 T T T T T T T T T T T T
CLK
CKE
High level is required
Minimum of 2 Refresh Cycles are required
2 Clock min.
CS
RAS
CAS
WE
27
BA
AP
Address Key
Addr
DQM
tRP I/O
Hi-Z
tRC
Precharge 1st Auto Refresh Command Command All Banks
2nd Auto Refresh Command
Mode Register Set Command
Any Command
Inputs must be stable for 200s
CILETIV LESOM
V54C365804VD(L)
\
V54C365804VD(L) Rev. 0.9 September 2001
12.1 Clock Suspension During Burst Read (Using CKE) (1 of 3)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16
Burst Length = 4, CAS Latency = 1
T17 T18 T19 T20 T21 T22
CLK tCK1 CKE
CS
RAS
CAS
WE
BA
AP
RAx
Addr
RAx
CAx
DQM tHZ I/O
Hi-Z Ax0 Ax1 Ax2 Ax3
Activate Command Bank A Read Command Bank A
Clock Suspend 1 Cycle
Clock Suspend 2 Cycles
Clock Suspend 3 Cycles
CILETIV LESOM
V54C365804VD(L)
\)
28
V54C365804VD(L) Rev. 0.9 September 2001
12.2 Clock Suspension During Burst Read (Using CKE) (2 of 3)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16
Burst Length = 4, CAS Latency = 2
T17
T18
T19
T20
T21
T22
CLK tCK2 CKE
CS
RAS
CAS
WE
BA
AP
RAx
Addr
RAx
CAx
DQM tHZ I/O
Hi-Z Ax0 Ax1 Ax2 Ax3
Activate Command Bank A
Read Command Bank A
Clock Suspend 1 Cycle
Clock Suspend 2 Cycles
Clock Suspend 3 Cycles
CILETIV LESOM
V54C365804VD(L)
\)
29
V54C365804VD(L) Rev. 0.9 September 2001
12.3 Clock Suspension During Burst Read (Using CKE) (3 of 3)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16
Burst Length = 4, CAS Latency = 3
T17
T18
T19
T20
T21
T22
CLK tCK3 CKE
CS
RAS
CAS
WE
BA
AP
RAx
Addr
RAx
CAx
DQM tHZ I/O
Hi-Z Ax0 Ax1 Ax2 Ax3
Activate Command Bank A
Read Command Bank A
Clock Suspend 1 Cycle
Clock Suspend 2 Cycles
Clock Suspend 3 Cycles
CILETIV LESOM
V54C365804VD(L)
)
30
V54C365804VD(L) Rev. 0.9 September 2001
12.4 Clock Suspension During Burst Write (Using CKE) (1 of 3)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16
Burst Length = 4, CAS Latency = 1
T17 T18 T19 T20 T21 T22
CLK tCK1 CKE
CS
RAS
CAS
WE
BA
AP
RAx
Addr
RAx
CAx
DQM
Hi-Z
I/O
DAx0
DAx1
DAx2
DAx3
Activate Command Bank A
Clock Suspend 1 Cycle Write Command Bank A
Clock Suspend 2 Cycles
Clock Suspend 3 Cycles
CILETIV LESOM
V54C365804VD(L)
\)
31
V54C365804VD(L) Rev. 0.9 September 2001
13. Power Down Mode and Clock Suspend
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16
Burst Length = 4, CAS Latency = 2
T17 T18 T19 T20 T21 T22
CLK tCK2 CKE tCKSP tCKSP
CS
RAS
CAS
WE
BA
AP
RAx
Addr
RAx
CAx
DQM tHZ I/O
Hi-Z Ax0 Ax1 Ax2 Ax3
Activate Command Bank A Clock Suspend Mode Entry
Read Command Bank A Clock Suspend Mode Exit
Clock Mask Start
Clock Mask End
Precharge Command Bank A
Power Down Mode Entry
Power Down Mode Exit Any Command
CILETIV LESOM
V54C365804VD(L)
\
32
V54C365804VD(L) Rev. 0.9 September 2001
14. Self Refresh (Entry and Exit)
T0 T1 T2 T3 T4 T5 T T T T T T T T T T T T T T T T T
CLK t CKS tSREX
CKE
CS
RAS
CAS
WE
BA
AP
Addr tRC DQM
Hi-Z
I/O
All Banks must be idle
Self Refresh Entry
Begin Self Refresh Exit Command Self Refresh Exit Command issued Self Refresh Exit
CILETIV LESOM
V54C365804VD(L)
33
V54C365804VD(L) Rev. 0.9 September 2001
15. Auto Refresh (CBR)
T0 T7
Burst Length = 4, CAS Latency = 2
T3 T4 T5 T6 T8 T9 T10 T11 T12 T17 T21
T1
T2
T13
T14
T15
T16
T18
T19
T20
T22
CLK tCK2 CKE
CS
RAS
CAS
WE BA
AP
RAx
Addr tRP tRC
(Minimum Interval)
RAx
CAx
DQM
Hi-Z
tRC
I/O
Ax0
Ax1
Ax2
Ax3
Precharge Command All Banks
Auto Refresh Command
Auto Refresh Command
Activate Command Bank A
Read Command Bank A
CILETIV LESOM
V54C365804VD(L)
\
34
V54C365804VD(L) Rev. 0.9 September 2001
16.1 Random Column Read (Page within same Bank) (1 of 2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16
Burst Length = 4, CAS Latency = 2
T17 T18 T19 T20 T21 T22
CLK tCK2 CKE
CS
RAS
CAS
35
WE
BA
AP
RAw
RAz
Addr
RAw
CAw
CAx
CAy
RAz
CAz
DQM
Hi-Z
I/O
Aw0
Aw1
Aw2
Aw3
Ax0
Ax1
Ay0
Ay1
Ay2
Ay3
Az0
Az1
Az2
Az3
Activate Command Bank A
Read Command Bank A
Read Command Bank A
Read Command Bank A
Precharge Command Bank A
Activate Command Bank A
Read Command Bank A
CILETIV LESOM
V54C365804VD(L)
\)
V54C365804VD(L) Rev. 0.9 September 2001
16.2 Random Column Read (Page within same Bank) (2 of 2)
Burst Length = 4, CAS Latency = 3
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK tCK3 CKE
CS
RAS
CAS
36
WE
BA
AP
RAw
RAz
Addr
RAw
CAw
CAx
CAy
RAz
CAz
DQM
Hi-Z
I/O
Aw0
Aw1
Aw2
Aw3
Ax0
Ax1
Ay0
Ay1
Ay2
Ay3
Activate Command Bank A
Read Command Bank A
Read Command Bank A
Read Command Bank A
Precharge Command Bank A
Activate Command Bank A
Read Command Bank A
CILETIV LESOM
V54C365804VD(L)
\)
V54C365804VD(L) Rev. 0.9 September 2001
17.1 Random Column Write (Page within same Bank) (1 of 2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16
Burst Length = 4, CAS Latency = 2
T17
T18
T19
T20
T21
T22
CLK tCK2 CKE
CS
RAS
CAS
WE
BA
AP
RBz
RBz RAw
Addr
RBz
CBz
CBx
CBy
RBz RAw
CBz CAx
DQM
Hi-Z
I/O
DBw0 DBw1 DBw2 DBw3 DBx0 DBx1 DBy0 DBy1 DBy2 DBy3
DBz0 DBz1 DBz2 DBz3
Activate Command Bank B
Write Command Bank B
Write Command Bank B
Write Command Bank B
Precharge Command Bank B
Activate Command Bank B
Write Command Bank B
CILETIV LESOM
V54C365804VD(L)
\)
37
V54C365804VD(L) Rev. 0.9 September 2001
17.2 Random Column Write (Page within same Bank) (2 of 2)
Burst Length = 4, CAS Latency = 3
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK tCK3 CKE
CS
RAS
CAS
38
WE
BA
AP
RBz
RBz
Addr
RBz
CBz
CBx
CBy
RBz
CBz
DQM
Hi-Z
I/O
DBw0 DBw1 DBw2 DBw3 DBx0 DBx1 DBy0 DBy1 DBy2 DBy3
DBz0 DBz1
Activate Command Bank B
Write Command Bank B
Write Command Bank B
Write Command Bank B
Precharge Command Bank B
Activate Command Bank B
Write Command Bank B
CILETIV LESOM
V54C365804VD(L)
\)
T0
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10
T11
T12
T13
T14
T15
T16
T17
T18
T19
T20
T21
T22
CLK tCK2 CKE
High
CS
RAS
CAS
WE
39
A11(BS)
A10
RBx
RAx
RBy
A0 - A9
RBx
CBx
RAx
CAx
RBy
CBy
DQM
Hi-Z
tRCD
tAC2
tRP
I/O
Bx0
Bx1
Bx2
Bx3
Bx4
Bx5
Bx6
Bx7
Ax0
Ax1
Ax2
Ax3
Ax4
Ax5
Ax6
Ax7
By0
By1
Activate Command Bank B
Read Command Bank B
Activate Command Bank A
Precharge Command Bank B Read Command Bank A
Activate Command Bank B
Read Command Bank B
CILETIV LESOM
V54C365804VD(L)
18.1 Random Row Read (Interleaving Banks) (1 of 2)
Burst Length = 8, CAS Latency = 2
V54C365804VD(L) Rev. 0.9 September 2001
T0
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10
T11
T12
T13
T14
T15
T16
T17
T18
T19
T20
T21
T22
CLK tCK3 CKE
High
CS
RAS
CAS
WE
A11(BS)
A10
RBx
RAx
RBy
A0 - A9
RBx
CBx
RAx
CAx
RBy
CBy
DQM
Hi-Z
tRCD
tAC3
tRP
I/O
Bx0
Bx1
Bx2
Bx3
Bx4
Bx5
Bx6
Bx7
Ax0
Ax1
Ax2
Ax3
Ax4
Ax5
Ax6
Ax7
By0
Activate Command Bank B
Read Command Bank B
Activate Command Bank A
Read Command Bank A
Precharge Command Bank B
Activate Command Bank B
Read Command Bank B
Precharge Command Bank A
CILETIV LESOM
V54C365804VD(L)
18. 2 Random Row Read (Interleaving Banks) (2 of 2)
Burst Length = 8, CAS Latency = 3
V54C365804VD(L) Rev. 0.9 September 2001
40
T0
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10
T11
T12
T13
T14
T15
T16
T17
T18
T19
T20
T21
T22
CLK tCK2 CKE
High
CS
RAS
CAS
WE
A11(BS)
A10
RAx
RBx
RAy
A0 - A9
RAx
CAX CAy
RBx
CBx
RAy
CAy
tRCD DQM
Hi-Z
tDPL
tRP
tDPL
I/O
DAx0 DAx1 DAx2 DAx3 DAx4 DAx5 DAx6 DAx7 DBx0 DBx1 DBx2 DBx3 DBx4 DBx5 DBx6 DBx7 DAy0 DAy1 DAy2 DAy3 DAy4
Activate Command Bank A
Write Command Bank A
Activate Command Bank B
Write Command Bank B Precharge Command Bank A
Activate Command Bank A
Write Command Bank A Precharge Command Bank B
CILETIV LESOM
V54C365804VD(L)
19.1 Random Row Write (Interleaving Banks) (1 of 2)
Burst Length = 8, CAS Latency = 2
V54C365804VD(L) Rev. 0.9 September 2001
41
T0
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10
T11
T12
T13
T14
T15
T16
T17
T18
T19
T20
T21
T22
CLK tCK3 CKE
High
CS
RAS
CAS
WE
A11(BS)
A10
RAx
RBx
RAy
A0 - A9
RAx
CAX
RBx
CBx
RAy
CAy
tRCD DQM
Hi-Z
tDPL
tRP
tDPL
I/O
DAx0 DAx1 DAx2 DAx3 DAx4 DAx5 DAx6 DAx7 DBx0 DBx1 DBx2 DBx3 DBx4 DBx5 DBx6 DBx7 DAy0 DAy1 DAy2 DAy3
Activate Command Bank A
Write Command Bank A
Activate Command Bank B
Write Command Bank B
Precharge Command Bank A
Activate Command Bank A
Write Command Bank A
Precharge Command Bank B
CILETIV LESOM
V54C365804VD(L)
19.2 Random Row Write (Interleaving Banks) (2 of 2)
Burst Length = 8, CAS Latency = 3
V54C365804VD(L) Rev. 0.9 September 2001
42
V54C365804VD(L) Rev. 0.9 September 2001
20.1 Full Page Read Cycle (1 of 2)
T0 T1 T2 T3 T4 T5 T6 T T T T T T T T T
Burst Length = Full Page, CAS Latency = 2
T T
T
T
T
T
T
CLK tCK2 CKE
High
CS
RAS
CAS
WE
BA
AP
RAx
RBx
RBy
Addr
RAx
CAx
RBx
CBx
RBy
DQM
Hi-Z
tRP
I/O
Ax
Ax+1
Ax+2
Ax-2
Ax-1
Ax
Ax+1
Bx
Bx+1
Bx+2
Bx+3
Bx+4
Bx+5
Bx+6
Activate Command Bank A
Read Command Bank A
Activate Command Bank B
Read Command Bank B The burst counter wraps from the highest order page address back to zero during this time interval.
Full Page burst operation does not terminate when the burst length is satisfied; the burst counter increments and continues bursting beginning with the starting address.
Precharge Command Bank B
Activate Command Bank B
Burst Stop Command
CILETIV LESOM
V54C365804VD(L)
\
43
V54C365804VD(L) Rev. 0.9 September 2001
20.2 Full Page Read Cycle (2 of 2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T T T T T T T
Burst Length = Full Page, CAS Latency = 3
T T T T T T T
CLK tCK3 CKE
High
CS
RAS
CAS
WE
44
BA
AP
RAx
RBx
RBy
Addr
RAx
CAx
RBx
CBx
RBy
DQM
Hi-Z
tRRD
I/O
Ax
Ax+1
Ax+2
Ax-2
Ax-1 Read Command Bank B
Ax
Ax+1
Bx
Bx+1
Bx+2
Bx+3
Bx+4
Bx+5
Activate Command Bank A
Read Command Bank A
Activate Command Bank B
Full Page burst operation does not terminate when the length is Precharge satisfied; the burst counter Command increments and continues Bank B The burst counter wraps bursting beginning with from the highest order the starting address. page address back to zero Burst Stop during this time interval. Command
Activate Command Bank B
CILETIV LESOM
V54C365804VD(L)
\
V54C365804VD(L) Rev. 0.9 September 2001
21.1 Full Page Write Cycle (1 of 2)
T0 T1 T2 T3 T4 T5 T T T T T T T T T T
Burst Length = Full Page, CAS Latency = 2
T T T T T T T
CLK tCK2 CKE
High
CS
RAS
CAS
WE
45
BA
AP
RAx
RBx
RBy
Addr DQM
RAx
CAx
RBx
CBx
RBy
I/O
Hi-Z
DAx
DAx+1 DAx+2 DAx+3
DAx-1
DAx
DAx+1
DBx
DBx+1 DBx+2 DBx+3 DBx+4 DBx+5 DBx+6
Activate Command Bank A
Write Command Bank A
Activate Write Command Precharge Command Data is ignored. Bank B Command Bank B Bank B The burst counter wraps Full Page burst operation does not from the highest order terminate when the burst length is satisfied; page address back to zero the burst counter increments and continues Burst Stop during this time interval. bursting beginning with the starting address. Command
Activate Command Bank B
CILETIV LESOM
V54C365804VD(L)
\)
V54C365804VD(L) Rev. 0.9 September 2001
21.2 Full Page Write Cycle (2 of 2)
T0 T1 T2 T3 T4 T5 T6 T T T T T T T T T
Burst Length = Full Page, CAS Latency = 3
T T T T T T T
CLK tCK3 CKE
High
CS
RAS
CAS
WE
46
BA
AP
RAx
RBx
RBy
Addr
RAx
CAx
RBx
CBx
RBy
DQM
I/O
Hi-Z
Data is ignored.
DAx DAx+1 DAx+2 DAx+3 DAx-1 DAx DAx+1 DBx DBx+1 DBx+2 DBx+3 DBx+4 DBx+5
Activate Command Bank A
Write Command Bank A
Activate Write Command Precharge Command Full Page burst operation does not Bank B Command Bank B terminate when the length is Bank B satisfied; the burst counter The burst counter wraps increments and continues from the highest order bursting beginning with page address back to zero Burst Stop the starting address. during this time interval. Command
Activate Command Bank B
CILETIV LESOM
V54C365804VD(L)
V54C365804VD(L) Rev. 0.9 September 2001
22.1 Precharge Termination of a Burst (1 of 2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14
Burst Length = 8 or Full Page, CAS Latency = 2
T15 T16 T17 T18 T19 T20 T21 T22
CLK tCK2 CKE
High
CS
RAS
CAS
WE
BA
AP
RAx
RAy
RAz
Addr
RAx
CAx
RAy
CAy
RAz
CAz
tRP DQM
Hi-Z
tRP
tRP
I/O
DAx0 DAx1 DAx2 DAx3
Ay0
Ay1
Ay2
Az0
Az1
Az2
Activate Command Bank A
Write Precharge Command Command Bank A Bank A Precharge Termination of a Write Burst. Write data is masked.
Activate Command Bank A
Read Command Bank A
Precharge Command Bank A
Activate Command Bank A
Read Command Bank A
Precharge Command Bank A
Precharge Termination of a Read Burst.
CILETIV LESOM
V54C365804VD(L)
47
V54C365804VD(L) Rev. 0.9 September 2001
22.2 Precharge Termination of a Burst (2 of 2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13
Burst Length = 4,8 or Full Page, CAS Latency = 3
T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK tCK3 CKE
High
CS
RAS
CAS
WE
48
BA
AP
RAx
RAy
RAz
Addr
RAx
CAx
RAy
CAy
RAz
tRP DQM
tRP
I/O
Hi-Z
DAx0
Ay0
Ay1
Ay2
Activate Command Bank A
Write Command Bank A Write Data is masked
Precharge Command Bank A
Activate Command Bank A
Read Command Bank A
Precharge Command Bank A
Activate Command Bank A Precharge Termination of a Read Burst.
Precharge Termination of a Write Burst.
CILETIV LESOM
V54C365804VD(L)
V54C365804VD(L)
CILETIV LESOM
CURRENT STATE1
Idle H L L L L L L L H L L L L L L H L L L L L L L H L L L L L L L H L L L L L L L
Complete List of Operation Commands SDRAM Function Truth Table
CS RAS
X H H H L L L L X H H H L L L X H H H H L L L X H H H H L L L X H H H H L L L
CAS
X H H L H H L L X H L L H H L X H H L L H H L X H H L L H H L X H H L L H H L
WE
X H L X H L H L X X H L H L X X H L H L H L X X H L H L H L X X H L H L H L X
BS
X X BS BS BS BS X OpX X BS BS BS BS X X X BS BS BS BS BS X X X BS BS BS BS BS X X X BS BS X BS BS X
Addr
X X X X RA AP X Code X X CA,AP CA,AP X AP X X X X CA,AP CA,AP X AP X X X X CA,AP CA,AP X AP X X X X X X X AP X
ACTION
NOP or Power Down NOP ILLEGAL2 ILLEGAL2 Row (&Bank) Active; Latch Row Address NOP4 Auto-Refresh or Self-Refresh5 Mode reg. Access5 NOP NOP Begin Read; Latch CA; DetermineAP Begin Write; Latch CA; DetermineAP ILLEGAL2 Precharge ILLEGAL NOP (Continue Burst to End;>Row Active) NOP (Continue Burst to End;>Row Active) Burst Stop Command > Row Active Term Burst, New Read, DetermineAP3 Term Burst, Start Write, DetermineAP3 ILLEGAL2 Term Burst, Precharge ILLEGAL NOP (Continue Burst to End;>Row Active) NOP (Continue Burst to End;>Row Active) Burst Stop Command > Row Active Term Burst, Start Read, DetermineAP3 Term Burst, New Write, DetermineAP3 ILLEGAL2 Term Burst, Precharge3 ILLEGAL NOP (Continue Burst to End;> Precharge) NOP (Continue Burst to End;> Precharge) ILLEGAL2 ILLEGAL2 ILLEGAL ILLEGAL2 ILLEGAL2 ILLEGAL
Row Active
Read
Write
Read with Auto Precharge
V54C365804VD(L) Rev. 0.9 September 2001
49
V54C365804VD(L)
CILETIV LESOM
CURRENT STATE1
Write with Auto Precharge H L L L L L L L H L L L L L L H L L L L L L H L L L L L L H L L L L L H L L L L
SDRAM FUNCTION TRUTH TABLE(continued)
CS RAS
X H H H H L L L X H H H L L L X H H H L L L X H H H L L L X H H H L L X H H H L
CAS
X H H L L H H L X H H L H H L X H H L H H L X H H L H H L X H H L H L X H H L X
WE
X H L H L H L X X H L X H L X X H L X H L X X H L X H L X X H L X X X X H L X X
BS
X X BS BS X BS BS X X X BS BS BS BS X X X BS BS BS BS X X X BS BS BS BS X X X X X X X X X X X X
Addr
X X X X X X AP X X X X X X AP X X X X X X AP X X X X X X AP X X X X X X X X X X X X
ACTION
NOP (Continue Burst to End;> Precharge) NOP (Continue Burst to End;> Precharge) ILLEGAL2 ILLEGAL2 ILLEGAL ILLEGAL2 ILLEGAL2 ILLEGAL NOP;> Idle after tRP NOP;> Idle after tRP ILLEGAL2 ILLEGAL2 ILLEGAL2 NOP4 ILLEGAL NOP;> Row Active after tRCD NOP;> Row Active after tRCD ILLEGAL2 ILLEGAL2 ILLEGAL2 ILLEGAL2 ILLEGAL NOP NOP ILLEGAL2 ILLEGAL2 ILLEGAL2 ILLEGAL2 ILLEGAL NOP;> Idle after tRC NOP;> Idle after tRC ILLEGAL ILLEGAL ILLEGAL ILLEGAL NOP NOP ILLEGAL ILLEGAL ILLEGAL
Precharging
Row Activating
Write Recovering
Refreshing
Mode Register Accessing
V54C365804VD(L) Rev. 0.9 September 2001
50
V54C365804VD(L)
CILETIV LESOM
STATE(n)
Self-Refresh6
Clock Enable (CKE) Truth Table:
CKE n-1
H L L L L L L H L L L L L L H H H H H H H H L H H L L
CKE n
X H H H H H L X H H H H H L H L L L L L L L L H L H L
CS
X H L L L L X X H L L L L X X H L L L L L L X X X X X
RAS
X X H H H L X X X H H H L X X X H H H L L L X X X X X
CAS
X X H H L X X X X H H L X X X X H H L H L L X X X X X
WE
X X H L X X X X X H L X X X X X H L X X H L X X X X X
Addr
X X X X X X X X X X X X X X X X X X X X X X X X X X X
ACTION
INVALID EXIT Self-Refresh, Idle after tRC EXIT Self-Refresh, Idle after tRC ILLEGAL ILLEGAL ILLEGAL NOP (Maintain Self-Refresh) INVALID EXIT Power-Down, > Idle. EXIT Power-Down, > Idle. ILLEGAL ILLEGAL ILLEGAL NOP (Maintain Low-Power Mode) Refer to the function truth table Enter Power- Down Enter Power- Down ILLEGAL ILLEGAL ILLEGAL Enter Self-Refresh ILLEGAL NOP Refer to the function truth table Begin Clock Suspend next cycle8 Exit Clock Suspend next cycle8. Maintain Clock Suspend.
Power-Down
All. Banks Idle7
Any State other than listed above
Abbreviations:
RA = Row Address CA = Column Address BS = Bank Address AP = Auto Precharge
Notes for SDRAM function truth table: Current State is state of the bank determined by BS. All entries assume that CKE was active (HIGH) during the preceding clock cycle. Illegal to bank in specified state; Function may be legal in the bank indicated by BS, depending on the state of that bank. Must satisfy bus contention, bus turn around, and/or write recovery requirements. NOP to bank precharging or in Idle state. May precharge bank(s) indicated by BS (andAP). Illegal if any bank is not Idle. CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied before any command other than EXIT. 7. Power-Down and Self-Refresh can be entered only from the All Banks Idle State. 8. Must be legal command as defined in the SDRAM function truth table. 1. 2. 3. 4. 5. 6.
V54C365804VD(L) Rev. 0.9 September 2001
51
V54C365804VD(L)
CILETIV LESOM
Package Diagram
54-Pin Plastic TSOP-II (400 mil)
0.047 [1.20] MAX 0.04 0.002 [1 0.05] 0-5 .004 [0.1] 0.031 [0.80] +0.002 0.016 -0.004 +0.05 0.40 -0.10 .008 [0.2] M 54x 54 28 0.006 [0.15] MAX Index Marking 1
1
0.400 0.005 [10.16 0.13]
+0.004 0.006 -0.002 +0.01 0.15 -0.05
0.463 0.008 [11.76 0.20]
0.024 0.008 [0.60 .020]
27
0.881 -0.01 [22.38 -0.25]
1 Does not include plastic or metal protrusion of 0.15 max. per side
Unit in inches [mm]
V54C365804VD(L) Rev. 0.9 September 2001
52
V54C365804VD(L)
CILETIV LESOM
Notes
V54C365804VD(L) Rev. 0.9 September 2001
53
WORLDWIDE OFFICES
TAIWAN
7F, NO. 102 MIN-CHUAN E. ROAD, SEC. 3 TAIPEI PHONE: 886-2-2545-1213 FAX: 886-2-2545-1209 NO 19 LI HSIN ROAD SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 886-3-579-5888 FAX: 886-3-566-5888
V54C365804VD(L)
UK & IRELAND
SUITE 50, GROVEWOOD BUSINESS CENTRE STRATHCLYDE BUSINESS PARK BELLSHILL, LANARKSHIRE, SCOTLAND, ML4 3NQ PHONE: 44-1698-748515 FAX: 44-1698-748516
U.S.A.
3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952
NORTHWESTERN
3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952
The information in this document is subject to change without notice. MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.
MOSEL VITELIC
CILETIV LESOM
SINGAPORE
10 ANSON ROAD #23-13 INTERNATIONAL PLAZA SINGAPORE 079903 PHONE: 65-3231801 FAX: 65-3237013
JAPAN
ONZE 1852 BUILDING 6F 2-14-6 SHINTOMI, CHUO-KU TOKYO 104-0041 PHONE: 03-3537-1400 FAX: 03-3537-1402
GERMANY (CONTINENTAL EUROPE & ISRAEL)
BENZSTRASSE 32 71083 HERRENBERG GERMANY PHONE: +49 7032 2796-0 FAX: +49 7032 2796 22
U.S. SALES OFFICES
SOUTHWESTERN
302 N. EL CAMINO REAL #200 SAN CLEMENTE, CA 92672 PHONE: 949-361-7873 FAX: 949-361-7807
CENTRAL, NORTHEASTERN & SOUTHEASTERN
604 FIELDWOOD CIRCLE RICHARDSON, TX 75081 PHONE: 214-352-3775 FAX: 214-904-9029
(c) Copyright , MOSEL VITELIC Inc.
Printed in U.S.A.
MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.
3910 N. First Street, San Jose, CA 95134-1501 Ph: (408) 433-6000 Fax: (408) 433-0952 Tlx: 371-9461

▲Up To Search▲

Price & Availability of V54C365804VD

	To Download V54C365804VD Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .