 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| TPS76201 LOW OUTPUT ADJUSTABLE ULTRALOW-POWER 100-mA LDO LINEAR REGULATOR SLVS323 - FEBRUARY 2001 D D D D D D D 100-mA Low-Dropout Regulator Adjustable Output Voltage (0.7 V To 5.5 V) Only 23 A Quiescent Current at 100 mA 1 A Quiescent Current in Standby Mode Over Current Limitation -40C to 125C Operating Junction Temperature Range 5-Pin SOT-23 (DBV) Package DBV PACKAGE (TOP VIEW) IN GND EN 1 2 3 4 FB 5 OUT description 27 GROUND CURRENT vs JUNCTION TEMPERATURE VI = 2.7 V The TPS76201 low-dropout (LDO) voltage IO = 100 mA VO = 0.7 V 25 regulator features an adjustable output voltage as low as 0.7 V. It is an ideal regulator for sub 1.2-V 23 DSP core voltage supplies and is equally suited IO = 10 A for similar applications with other low-voltage 21 processors and controllers. SOT-23 packaging and the high-efficiency that results from the 19 regulator's ultralow power operation make the 17 TPS76201 especially useful in handheld and portable battery applications. This regulator 15 features low dropout voltages and ultralow -40 -25 -10 5 20 35 50 65 80 95 110 125 TJ - Junction Temperature - C quiescent current compared to conventional LDO regulators. Offered in a 5-terminal small outline integrated-circuit SOT-23 package, the TPS76201 is ideal for micropower operations and where board space is at a premium. A combination of new circuit design and process innovation has enabled the usual PNP pass transistor to be replaced by a PMOS pass element. Since the PMOS pass element is a voltage-driven device, the quiescent current is ultralow (30 A maximum) and is stable over the entire range of output load current (10 A to 100 mA). Intended for use in portable systems such as laptops and cellular phones, the ultralow-power operation results in a significant increase in the system battery operating life. The TPS76201 also features a logic-enabled sleep mode to shut down the regulator, reducing quiescent current to 1 A typical at TJ = 25C. The TPS76201 is offered in an adjustable version (programmable over the range of 0.7 V to 5.5 V). AVAILABLE OPTIONS TJ -40C to 125C VOLTAGE Variable 0.7 V to 5.5 V PACKAGE SOT-23 (DBV) PART NUMBER TPS76201DBVT TPS76201DBVR SYMBOL PFUI Contact the factory for availability of fixed output options. The DBVT indicates tape and reel of 250 parts. The DBVR indicates tape and reel of 3000 parts. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Ground Current - A PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright (c) 2001, Texas Instruments Incorporated POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 1 TPS76201 LOW OUTPUT ADJUSTABLE ULTRALOW-POWER 100-mA LDO LINEAR REGULATOR SLVS323 - FEBRUARY 2001 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Input voltage range (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.3 V to 13.5 V Voltage range at EN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to VI + 0.3 V Voltage on OUT, FB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Peak output current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Internally limited ESD rating, HBM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 kV Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table Operating virtual junction temperature range, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 40C to 150C Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 65C to 150C Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to network ground terminal. DISSIPATION RATING TABLE PACKAGE Recommended Absolute maximum DBV DBV TA 25C POWER RATING 350 mW 437 mW DERATING FACTOR ABOVE TA = 25C 3.5 mW/C 3.5 mW/C TA = 70C POWER RATING 192 mW 280 mW TA = 85C POWER RATING 140 mW 227 mW recommended operating conditions MIN Input voltage, VI (see Note 2) Output voltage range, VO Continuous output current, IO (see Note 3) Operating junction temperature, TJ 2.7 0.7 0.01 -40 NOM MAX 10 5.5 100 125 UNIT V V mA C NOTES: 2. To calculate the minimum input voltage for your maximum output current, use the following formula: VI(min) = VO(max) + VDO (max load) 3. Continuous output current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time. 2 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 TPS76201 LOW OUTPUT ADJUSTABLE ULTRALOW-POWER 100-mA LDO LINEAR REGULATOR SLVS323 - FEBRUARY 2001 electrical characteristics over recommended operating free-air temperature range, VI = VO(typ) + 1 V, IO = 100 mA, EN = 0 V, Co = 4.7 F (unless otherwise noted) PARAMETER Output voltage (10 A to 100 mA load) (see Note 4) TEST CONDITIONS 0.7 V VO 5.5 V, 0.7 V VO 5.5 V, EN = 0V, 10 A < IO < 100 mA EN = 0V, 10 A < IO < 100 mA EN = 0V, 10 A < IO < 100 mA 2.7 V < VI 10 V, See Note 4 2.7 V < VI 10 V, TJ = -40C to 125C, TJ = 25C TJ = -40C to 125C TJ = 25C TJ = -40C to 125C TJ = 25C TJ = 25C, 12 0.04 %/V See Note 4 60 350 1 2 -1 1.7 0.8 Co = 10 F, See Note 4 -1 60 0 1 1 750 0.1 VRMS mA A A A V V dB A MIN 0.97VO 23 A 30 mV TYP VO 1.03VO MAX UNIT V Quiescent current ( (GND current) ) (see Note 4 and Note 5) Load regulation Output voltage line regulation (VO/VO) (see Note 5) Output noise voltage Output current limit Standby current FB input current High level enable input voltage Low level enable input voltage Power supply ripple rejection Input current (EN) BW = 300 Hz to 50 kHz, Co = 10 F, VO = 0.7 V, TJ = 25C VO = 0 V, EN = VI, TJ = -40C to 125C FB = 0.666 V 2.7 V < VI < 10 V 2.7 V < VI < 10 V f = 1 kHz, TJ = 25C, EN = 0 V See Note 4 2.7 < VI < 10 V EN = VI -1 1 A NOTES: 4. Minimum IN operating voltage is 2.7 V or VO(typ) + 1 V, whichever is greater. Maximum IN voltage 10 V, minimum output current 10 A, maximum output current 100 mA. 5. If VO 1.8 V then Vimin = 2.7 V, Vimax = 10 V: Line Reg. (mV) + + V %V O V imax 100 * 2.7 V * V 1000 If VO 2.5 V then Vimin = VO + 1 V, Vimax = 10 V: V %V Line Reg. (mV) O V imax O )1 V 100 1000 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 3 TPS76201 LOW OUTPUT ADJUSTABLE ULTRALOW-POWER 100-mA LDO LINEAR REGULATOR SLVS323 - FEBRUARY 2001 functional block diagram TPS76201 IN EN Current Limit / Thermal Protection OUT VREF GND FB Terminal Functions TERMINAL NAME GND EN FB IN OUT NO. 2 3 4 1 5 I I I O I/O Ground Enable input Feedback voltage Input supply voltage Regulated output voltage DESCRIPTION TYPICAL CHARACTERISTICS Table of Graphs FIGURE VO Output voltage Ground current Output spectral noise density zo VDO Output impedance Dropout voltage Power supply ripple rejection Output voltage and enable voltage Line transient response Load transient response Equivalent series resistance (ESR) vs Output current vs Output current vs Junction temperature vs Junction temperature vs Frequency vs Frequency vs Input voltage vs Junction temperature vs Frequency vs Time (start-up) 1, 2 3 4 5 6 7 8 9 10 11, 13 12, 14 15, 16 4 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 TPS76201 LOW OUTPUT ADJUSTABLE ULTRALOW-POWER 100-mA LDO LINEAR REGULATOR SLVS323 - FEBRUARY 2001 TYPICAL CHARACTERISTICS OUTPUT VOLTAGE vs OUTPUT CURRENT 2.520 2.515 VO - Output Voltage - V 2.510 2.505 2.500 2.495 2.490 2.485 2.480 0 20 40 60 80 IO - Output Current - mA 100 VI = 3.5 V VO = 2.5 V Co = 4.7 F TJ = 25 C 0.720 0.715 VO - Output Voltage - V 0.710 0.705 0.700 0.695 0.690 0.685 VI = 2.7 V VO = 0.7 V Co = 4.7 F TJ = 25 C OUTPUT VOLTAGE vs OUTPUT CURRENT 0.6680 0.6675 VO - Output Voltage - V 0.6670 0.6665 0.6660 0.6655 0.6650 OUTPUT VOLTAGE vs JUNCTION TEMPERATURE VI = 2.7 V VO = Vref Co = 4.7 F IO = 1 mA IO = 100 mA 0 20 40 60 80 IO - Output Current - mA 100 0.6645 -40 -25 -10 5 20 35 50 65 80 95 110 125 TJ - Junction Temperature - C Figure 1 GROUND CURRENT vs JUNCTION TEMPERATURE 27 25 A 23 IO = 10 A 21 19 17 15 -40 -25 -10 5 20 35 50 65 80 95 110 125 TJ - Junction Temperature - C Output Spectral Noise Density - V Hz VI = 2.7 V VO = 0.7 V IO = 100 mA Figure 2 OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY 500 450 400 350 300 250 200 150 100 50 0 100 1k 10 k f - Frequency - Hz 100 k VI = 2.7 V VO = 0.7 V, IO = 1 mA, Co = 4.7 F 3.5 3 zo - Output Impedance - 2.5 2 1.5 1 0.5 0 -0.5 -1 -1.5 10 100 Figure 3 OUTPUT IMPEDANCE vs FREQUENCY VI = 2.7 V VO = 0.7 V Co = 4.7 F RESR 0.3 Ground Current - IO = 1 mA IO = 100 mA 1k 10 k 100 k f - Frequency - Hz 1M Figure 4 DROPOUT VOLTAGE vs INPUT VOLTAGE 180 IO = 100 mA VDO - Dropout Voltage - mV VDO- Dropout Voltage - mV 160 140 120 100 80 60 40 20 2 4 6 8 VI - Input Voltage - V 10 TJ = -40C TJ = 25C TJ = 125C 1000 Figure 5 DROPOUT VOLTAGE vs JUNCTION TEMPERATURE Power Supply Ripple Rejection - dB VI = 3.2 V CO = 4.7 F IO = 100 mA 100 Figure 6 POWER SUPPLY RIPPLE REJECTION vs FREQUENCY 90 80 70 60 50 40 30 20 10 0 IO = 100 mA IO = 1 mA VI = 2.7 V VO = 0.7 V Co = 4.7 F IO = 10 mA 10 1 -40 -25 -10 5 20 35 50 65 80 95 110 125 TJ - Junction Temperature - C -10 10 100 1k 10 k 100 k f - Frequency - Hz 1M 10 M Figure 7 Figure 8 Figure 9 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 5 TPS76201 LOW OUTPUT ADJUSTABLE ULTRALOW-POWER 100-mA LDO LINEAR REGULATOR SLVS323 - FEBRUARY 2001 TYPICAL CHARACTERISTICS OUTPUT VOLTAGE AND ENABLE VOLTAGE vs TIME (START-UP) Enable Voltage - V VI = 2.7 V VO = 0.7 V Co = 4.7 F Io = 100 mA TJ = 25C VI - Input Voltage - V Current Load - mA LINE TRANSIENT RESPONSE 3.7 LOAD TRANSIENT RESPONSE 100 5 0 1 0.5 0 2.7 10 0 -10 IO = 10 mA VO = 0.7 V Co = 4.7 F 0 50 100 150 200 250 300 350 400 450 500 t - Time - s 0 VO - Output Voltage - V VO - Output Voltage - mV VO - Change In Output Voltage - mV 0 -100 -200 0 VI = 2.7 V VO = 0.7 V Co = 10 F 50 100 150 200 250 300 350 400 450 500 t - Time - s 0 20 40 60 80 100 120 140 160 180 200 t - Time (Start-Up) - s Figure 10 VI - Input Voltage - V Figure 11 Current Load - mA Figure 12 LOAD TRANSIENT RESPONSE 100 LINE TRANSIENT RESPONSE 4.5 3.5 20 0 -20 VO = 2.5 V IO = 100 mA Co = 4.7 F 0 50 100 150 200 250 300 350 400 450 500 t - Time - s 0 100 0 VO = 2.5 V VI = 3.5 V Co = 10 F 0 20 40 -100 VO - Change In Output Voltage - mV VO - Output Voltage - mV 60 80 100 120 140 160 180 200 t - Time - s Figure 13 TYPICAL REGIONS OF STABILITY Figure 14 TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR) vs OUTPUT CURRENT 100 ESR - Equivalent Series Resistance - Co = 4.7 F EQUIVALENT SERIES RESISTANCE (ESR) vs OUTPUT CURRENT 100 ESR - Equivalent Series Resistance - Co = 10 F 10 Region of Instability 10 Region of Instability 1 1 Region of Instability 0.1 0 0.02 0.04 0.06 0.08 0.10 IO - Output Current - A Region of Instability 0.1 0 0.02 0.04 0.06 0.08 IO - Output Current - A 0.10 Figure 15 Figure 16 6 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 TPS76201 LOW OUTPUT ADJUSTABLE ULTRALOW-POWER 100-mA LDO LINEAR REGULATOR SLVS323 - FEBRUARY 2001 APPLICATION INFORMATION The TPS76201 low-dropout (LDO) regulator has been optimized for use in battery-operated equipment including, but not limited to, the sub 1.2-V DSP core voltage supplies. It features low quiescent current (23 A nominally) and enable inputs to reduce supply currents to 1 A when the regulators are turned off. A typical application circuit is shown in Figure 17. TPS76201 1 VI IN 5 C1 1 F OUT 3 EN FB GND 2 VO + 4 4.7 F ESR = 0.5 Figure 17. Typical Application Circuit external capacitor requirements Although not required, a 0.047-F or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS76201, is recommended to improve transient response and noise rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source. Like all low dropout regulators, the TPS76201 requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is 4.7 F. The ESR (equivalent series resistance) of the capacitor should be between 0.3 and 1.5 . to ensure stability. Capacitor values larger than 4.7 F are acceptable, and allow the use of smaller ESR values. Capacitances less than 4.7 F are not recommended because they require careful selection of ESR to ensure stability. Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Most of the commercially available 4.7 F surface-mount solid tantalum capacitors, including devices from Sprague, Kemet, and Nichico, meet the ESR requirements stated above. Multilayer ceramic capacitors may have very small equivalent series resistances and may thus require the addition of a low value series resistor to ensure stability. CAPACITOR SELECTION PART NO. T494B475K016AS 195D106x0016x2T 695D106x003562T TPSC475K035R0600 MFR. KEMET SPRAGUE SPRAGUE AVX VALUE 4.7 F 10 F 10 F 4.7 F MAX ESR 1.5 1.5 1.3 0.6 SIZE (H x L x W) 1.9 x 3.5 x 2.8 1.3 x 7.0 x 2.7 2.5 x 7.6 x 2.5 2.6 x 6.0 x 3.2 ESR is maximum resistance in Ohms at 100 kHz and TA = 25C. Contact manufacturer for minimum ESR values. Size is in mm. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 7 TPS76201 LOW OUTPUT ADJUSTABLE ULTRALOW-POWER 100-mA LDO LINEAR REGULATOR SLVS323 - FEBRUARY 2001 APPLICATION INFORMATION output voltage programming The output voltage of the TPS76201 adjustable regulator is programmed using an external resistor divider as shown in Figure 18. The output voltage is calculated using: V Where: Vref = 0.6663 V typ (the internal reference voltage) Resistors R1 and R2 should be chosen for approximately 10-A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 66.5 k to set the divider current at 10 A and then calculate R1 using: R1 O + Vref 1 ) R1 R2 (1) + V V O ref *1 R2 (2) OUTPUT VOLTAGE PROGRAMMING GUIDE OUTPUT VOLTAGE (V) 0.7 0.9 1.2 1.5 1.8 2.5 3.3 3.6 4 5 DIVIDER RESISTANCE (k) R1 3.36 23.2 53.6 83.5 113 182 246 294 332 432 R2 66.5 66.5 66.5 66.5 66.5 66.5 66.5 66.5 66.5 66.5 VI 1 F 1 TPS76201 IN 5 R1 FB GND 2 4 4.7 F R2 ESR = 0.5 1.7 V 0.9 V OUT 3 EN VO 1% values shown. Figure 18. TPS76201 Adjustable LDO Regulator Programming 8 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 TPS76201 LOW OUTPUT ADJUSTABLE ULTRALOW-POWER 100-mA LDO LINEAR REGULATOR SLVS323 - FEBRUARY 2001 APPLICATION INFORMATION power dissipation and junction temperature Specified regulator operation is assured to a junction temperature of 125C; the maximum junction temperature should be restricted to 125C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, PD(max), and the actual dissipation, PD, which must be less than or equal to PD(max). The maximum-power-dissipation limit is determined using the following equation: P Where: TJmax is the maximum allowable junction temperature. RJA is the thermal resistance junction-to-ambient for the package, i.e., 285C/W for the 5-terminal SOT23. TA is the ambient temperature. The regulator dissipation is calculated using: P D + TJmax * TA D(max) R qJA + VI * VO I O Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit. regulator protection The TPS76201 PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate. The TPS76201 features internal current limiting and thermal protection. During normal operation, the TPS76201 limits output current to approximately 350 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds approximately 165C, thermal-protection circuitry shuts it down. Once the device has cooled down to below approximately 140C, regulator operation resumes. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 9 TPS76201 LOW OUTPUT ADJUSTABLE ULTRALOW-POWER 100-mA LDO LINEAR REGULATOR SLVS323 - FEBRUARY 2001 MECHANICAL DATA DBV (R-PDSO-G5) 0,40 0,20 5 4 PLASTIC SMALL-OUTLINE PACKAGE 0,95 0,25 M 1,80 1,50 3,00 2,50 0,15 NOM 1 3,10 2,70 3 Gage Plane 0,25 0- 8 0,55 0,35 Seating Plane 1,30 1,00 0,05 MIN 0,10 4073253-4/B 10/97 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions include mold flash or protrusion. 10 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Customers are responsible for their applications using TI components. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use. Resale of TI's products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use. Also see: Standard Terms and Conditions of Sale for Semiconductor Products. www.ti.com/sc/docs/stdterms.htm Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright (c) 2001, Texas Instruments Incorporated |
Price & Availability of TPS76201DBVT
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |