View X9118TV14_215357.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

(R)
X9118
Dual Supply/Low Power/1024-Tap/2-Wire Bus
Data Sheet March 25, 2005 FN8161.1
PRELIMINARY
Single Digitally-Controlled (XDCPTM) Potentiometer
DESCRIPTION The X9118 integrates a single digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit. The digital controlled potentiometer is implemented using 1023 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the 2-wire bus interface. The potentiometer has associated with it a volatile Wiper Counter Register (WCR) and a four non-volatile Data Registers that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array though the switches. Powerup recalls the contents of the default data register (DR0) to the WCR. The XDCP can be used as a three-terminal potentiometer or as a two terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing. FUNCTIONAL DIAGRAM
FEATURES
* 1024 Resistor Taps - 10-Bit Resolution * 2-Wire Serial Interface for write, read, and transfer operations of the potentiometer * Wiper Resistance, 40 Typical @ 5V * Four Non-Volatile Data Registers for Each Potentiometer * Non-Volatile Storage of Multiple Wiper Positions * Power On Recall. Loads Saved Wiper Position on Power Up. * Standby Current < 3A Max * System VCC: - 2.7V to 5.5V Operation * Analog V+/V-: -5V to +5V * 100k End to End Resistance * Endurance: 100, 000 Data changes per bit per register * 100 yr. Data Retention * 14-Lead TSSOP * Low power CMOS
VCC
RH
V+
2-Wire Bus Interface
Address Data Status
Bus Interface & Control
Write Read Transfer
Power On Recall Wiper Counter Register (WCR) Data Registers (DR0-DR3) Wiper
100k 1024-taps POT
Control
VSS
NC
NC
RW
RL
V-
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-352-6832 | Intersil (and design) is a registered trademark of Intersil Americas Inc. XDCP is a trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2005. All Rights Reserved All other trademarks mentioned are the property of their respective owners.
X9118
DETAILED FUNCTIONAL DIAGRAM
VCC
V+
Power On Recall SCL SDA A1 A0 DR0 Interface and Control Circuitry Data DR2 Control RW WP DR3 DR1 Wiper Counter Register (WCR) 100k 1024-taps RL RH
VSS
V-
CIRCUIT LEVEL APPLICATIONS
* Vary the gain of a voltage amplifier * Provide programmable dc reference voltages for comparators and detectors * Control the volume in audio circuits * Trim out the offset voltage error in a voltage amplifier circuit * Set the output voltage of a voltage regulator * Trim the resistance in Wheatstone bridge circuits * Control the gain, characteristic frequency and Q-factor in filter circuits * Set the scale factor and zero point in sensor signal conditioning circuits * Vary the frequency and duty cycle of timer ICs * Vary the dc biasing of a pin diode attenuator in RF circuits * Provide a control variable (I, V, or R) in feedback circuits
SYSTEM LEVEL APPLICATIONS
* Adjust the contrast in LCD displays * Control the power level of LED transmitters in communication systems * Set and regulate the DC biasing point in an RF power amplifier in wireless systems * Control the gain in audio and home entertainment systems * Provide the variable DC bias for tuners in RF wireless systems * Set the operating points in temperature control systems * Control the operating point for sensors in industrial systems * Trim offset and gain errors in artificial intelligent systems
2
FN8161.1 March 25, 2005
X9118
PIN CONFIGURATION
TSSOP V+ NC A0 SCL WP SDA VSS 14 1 13 2 3 12 4 X9118 11 5 10 6 9 8 7 VCC RL RH RW NC A1 V-
resistor. For selecting typical values, refer to the guidelines for calculating typical values on the bus pull-up resistors graph. SERIAL CLOCK (SCL) This input is used by 2-wire master to supply 2-wire serial clock to the X9118. DEVICE ADDRESS (A1-A0) The address inputs are used to set the least significant 2 bits of the 8-bit slave address. A match in the slave address serial data stream must be made with the Address input in order to initiate communication with the X9118. A maximum of 4 XDCP devices may occupy the 2-wire serial bus. HARDWARE WRITE PROTECT INPUT (WP) The WP pin when LOW prevents nonvolatile writes to the Data Registers. Potentiometer Pins RH, RL The RH and RL pins are equivalent to the terminal connections on a mechanical potentiometer. RW The wiper pin is equivalent to the wiper terminal of a mechanical potentiometer. Bias Supply Pins SYSTEM SUPPLY VOLTAGE (VCC) AND SUPPLY GROUND (VSS) The VCC pin is the system or digital supply voltage. The VSS pin is the system ground. ANALOG SUPPLY VOLTAGES (V+ AND V-) These supplies are the analog voltage supplies for the potentiometer. The V+ supply is tied to the wiper switches while the V- supply is used to bias the switches and the internal P+ substrate of the integrated circuit. Both of these supplies set the voltage limits of the potentiometer. Other Pins NO CONNECT No connect pins should be left open. These pins are used for Intersil manufacturing and testing purposes.
PIN ASSIGNMENTS
PIN (TSSOP) SYMBOL FUNCTION
1 2 3 4 5 6 7 8 9 10 11 12 13 14
V+ NC A0 SCL WP SDA VSS VA1 NC RW RH RL VCC
Analog Supply Voltage No Connect Device Address for 2-wire bus Serial Clock for 2-wire bus Hardware Write Protect Serial Data Input/Output for 2-wire bus System Ground Analog Supply Voltage Device Address for 2-wire bus No Connect Wiper terminal of the Potentiometer High terminal of the Potentiometer Low terminal of the Potentiometer System Supply Voltage
PIN DESCRIPTIONS Bus Interface Pins SERIAL DATA INPUT/OUTPUT (SDA) The SDA is a bidirectional serial data input/output pin for a 2-wire slave device and is used to transfer data into and out of the device. It receives device address, opcode, wiper register address and data sent from an 2-wire master at the rising edge of the serial clock SCL, and it shifts out data after each falling edge of the serial clock SCL. It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs. An open drain output requires the use of a pull-up
3
FN8161.1 March 25, 2005
X9118
PRINCIPLES OF OPERATION The X9118 is an integrated microcircuit incorporating a resistor array and their its registers and counters and the serial interface logic providing direct communication between the host and the digitally controlled potentiometer. This section provides detail description of the following: - Resistor Array Description - Serial Interface Description - Instruction and Register Description Resistor Array Description The X9118 is comprised of a resistor array. The array contains 1023, in effect, discrete resistive segments that are connected in series (see Figure 1). The Figure 1. Detailed Potentiometer Block Diagram physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer (RH and RL inputs). At both ends of each array and between each resistor segment is a CMOS switch (transmission gate) connected to the wiper (RW) output. Within each individual array only one switch may be turned on at a time. These switches are controlled by the Wiper Counter Register (WCR). The 10-bits of the WCR (WCR[9:0]) are decoded to select, and enable, one of 1024 switches. The WCR may be written directly. The Data Registers and the WCR can be read and written by the host system.
Serial Data Path From Interface Circuitry Register 0 (DR0) 10 Register 1 (DR1) 10
Serial Bus Input C O U N T E R D E C O D E
RH
Parallel Bus Input Wiper Counter Register (WCR)
Register 2 (DR2)
Register 3 (DR3)
If WCR = 000[HEX] then RW = RL If WCR = 3FF[HEX] then RW = RH RL R W
Serial Interface Description SERIAL INTERFACE - 2-WIRE The X9118 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the X9118 will be considered a slave device in all applications.
CLOCK AND DATA CONVENTIONS Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions. See Figure 3. START CONDITION All commands to the X9118 are preceded by the start condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The X9118 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition is met. See Figure 3.
FN8161.1 March 25, 2005
4
X9118
STOP CONDITION All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA while SCL is HIGH. See Figure 3. ACKNOWLEDGE Acknowledge is a software convention used to provide a positive handshake between the master and slave devices on the bus to indicate the successful receipt of data. The transmitting device, either the master or the slave, will release the SDA bus after transmitting eight Figure 2. Acknowledge Response from Receiver bits. The master generates a ninth clock cycle and during this period the receiver pulls the SDA line LOW to acknowledge that it successfully received the eight bits of data. The X9118 will respond with an acknowledge after recognition of a start condition and its slave address and once again after successful receipt of the command byte. If the command is followed by a data byte the X9118 will respond with a final acknowledge. See Figure 2.
SCL from Master
1
8
9
Data Output from Transmitter
Data Output from Receiver
START ACKNOWLEDGE
ACKNOWLEDGE POLLING The disabling of the inputs, during the internal nonvolatile write operation, can be used to take advantage of the typical 5ms EEPROM write cycle time. Once the stop condition is issued to indicate the end of the nonvolatile write command the X9118 initiates the internal write cycle. ACK polling, Flow 1, can be initiated immediately. This involves issuing the start condition followed by the device slave address. If the X9118 is still busy with the write operation no ACK will be returned. If the X9118 has completed the write operation an ACK will be returned and the master can then proceed with the next operation.
5
FN8161.1 March 25, 2005
X9118
FLOW 1. ACK Polling Sequence
Nonvolatile Write Command Completed EnterACK Polling
INSTRUCTION AND REGISTER DESCRIPTION DEVICE ADDRESSING: IDENTIFICATION BYTE (ID AND A) Following a start condition the master must output the address of the slave it is accessing. The most significant four bits of the slave address are the device type identifier. The ID[3:0] bits is the device id for the X9118; this is fixed as 0101[B] (refer to Table 1).
Issue STOP
Issue START
Issue Slave Address
ACK Returned? Yes Further Operation?
No
No
The A[1:0] bits in the ID byte are the internal slave address. The physical device address is defined by the state of the A1-A0 input pins. The slave address is externally specified by the user. The X9118 compares the serial data stream with the address input state; a successful compare of both address bits is required for the X9118 to successfully continue the command sequence. Only the device which slave address matches the incoming device address sent by the master executes the instruction. The A1-A0 inputs can Instruction and Register Description be actively driven by CMOS input signals or tied to VCC or VSS. The R/W bit is the LSB and is used to set the device for read or write operations. INSTRUCTION BYTE AND REGISTER SELECTION
Yes Issue Instruction Issue STOP
Proceed
Proceed
The next byte sent to the X9118 contains the instruction and register pointer information. The three most significant bits are used provide the instruction opcode (I[2:0]). The RB and RA bits point to one of the four registers. The format is shown below in Table 2. Table 3 provides a complete summary of the instruction set opcodes.
Table 1. Identification Byte Format
Device Type Identifies Set to 0 for Proper Operation Internal Slave Address Read or Write Bit
ID3 0 (MSB)
ID2 1
ID1 0
ID0 1
0
0
A0
R/W
(LSB)
Table 2. Instruction Byte Format
Instruction Opcode Set to 0 for Proper Operation Register Selection Set to 0 for Proper Operation
I2 (MSB)
I1
I0
0
RB
RA
0
0 (LSB)
6
FN8161.1 March 25, 2005
X9118
Register Selected RB RA
DR0 DR1 DR2 DR3
0 0 1 1
0 1 0 1
Table 3. Instruction Set
Instruction Set Instruction R/W I2 I1 I0 0 RB RA 0 0 Operation
Read Wiper Counter Register Write Wiper Counter Register Read Data Register Write Data Register XFR Data Register to Wiper Counter Register XFR Wiper Counter Register to Data Register
Note:
1 0 1 0 1
1 1 1 1 1
0 0 0 1 1
0 1 1 0 0
0 0 0 0 0
0 0 1/0 1/0 1/0
0 0 1/0 1/0 1/0
0 0 0 0 0
0 0 0 0 0
Read the contents of the Wiper Counter Register Write new value to the Wiper Counter Register Read the contents of the Data Register pointed to RB-RA. Write new value to the Data Register pointed to RB-RA. Transfer the contents of the Data Register pointed to by RB-RA to the Wiper Counter Register Transfer the contents of the Wiper Counter Register to the Data Register pointed to by RB-RA.
0
1
1
1
0
1/0
1/0
0
0
(1) 1/o = data is one or zero.
Instruction and Register Description DEVICE ADDRESSING WIPER COUNTER REGISTER (WCR) The X9118 contains a Wiper Counter Register (see Table 4) for the XDCP potentiometer. The WCR is equivalent to a serial-in, parallel-out register/counter with its outputs decoded to select one of 1024 switches along its resistor array. The contents of the WCR can be altered in one of three ways: (1) it may be written directly by the host via the write Wiper Counter Register instruction (serial load); (2) it may be written indirectly by transferring the contents of one of four associated Data Registers via the XFR Data register; (3) it is loaded with the contents of its Data Register zero (R0) upon power-up. The Wiper Counter Register is a volatile register; that is, its contents are lost when the X9118 is powereddown. Although the register is automatically loaded with the value in DR0 upon power-up, this may be
different from the value present at power-down. Power-up guidelines are recommended to ensure proper loadings of the DR0 value into the WCR . DATA REGISTERS (DR) The potentiometer has four 10-bit non-volatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the four data registers and the Wiper Counter Register. All operations changing data in one of the Data Registers is a nonvolatile operation and will take a maximum of 10ms. If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as regular memory locations for system parameters or user preference data. Bit 9-Bit 0 are used to store one of the 1024 wiper position (0 ~1023).
7
FN8161.1 March 25, 2005
X9118
Table 4. Wiper Control Register, WCR (10-bit), WCR9-WCR0: Used to store the current wiper position (Volatile, V)
WCR9 V (MSB) WCR8 V WCR7 V WCR6 V WCR5 V WCR4 V WCR3 V WCR2 V WCR1 V WCR0 V (LSB)
Table 5. Data Register, DR (10-bit), Bit 9-Bit 0: Used to store wiper positions or data (Non-Volatile, NV)
Bit 9 NV MSB Bit 8 NV Bit 7 NV Bit 6 NV Bit 5 NV Bit 4 NV Bit 3 NV Bit 2 NV Bit 1 NV Bit 0 NV LSB
Four of the six instructions are four bytes in length. These instructions are: - Read Wiper Counter Register - read the current wiper position of the potentiometer, - Write Wiper Counter Register - change current wiper position of the potentiometer, - Read Data Register - read the contents of the selected Data Register; - Write Data Register - write a new value to the selected Data Register. The basic sequence of the four byte instructions is illustrated in Figure 3. These four-byte instructions exchange data between the WCR and one of the Data Registers. A transfer from a data register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by tWRL. A transfer from the WCR (current wiper position), to a data register is a write to nonvolatile memory and takes a minimum of tWR to complete. The transfer can occur between the potentiometer and one of its associated registers. Figure 3. Two-Byte Instruction Sequence
SCL
Two instructions (see Figure 4) require a two-byte sequence to complete. These instructions transfer data between the host and the X9118; either between the host and one of the Data Registers or directly between the host and the Wiper Counter Register. These instructions are: - XFR Data Register to Wiper Counter Register - This transfers the contents of one specified Data Register to the Wiper Counter Register. - XFR Wiper Counter Register to Data Register - This transfers the contents of the specified Wiper Counter Register to the specified Data Register. See Instruction format for more details. Other POWER UP AND DOWN REQUIREMENTS At all times, the V+ voltage must be greater than or equal to the voltage at RH or RL, and the voltage at RH or RL must be greater than or equal to the voltage at V-. During power up and power down, VCC, V+, and V- must reach their final values with 1msec of each other.
SDA
0
1
0
1 0 A1 A0 R/W A C K I2 I1 I0
0 0
0 RB RA 0
Register Address
0 A C K S T O P
S ID3 ID2 ID1 ID0 T A Device ID R T
Internal Address
Instruction Opcode
8
FN8161.1 March 25, 2005
X9118
Figure 4. Four-Byte Instruction Sequence (Write or Read for WCR or Data Registers)
SCL
SDA
S T A R T
0
1
0
1
0
0
0X
X0
0
A C K
XX
XX
XX
W C R 9 WA WW CCCC RKRR 8 76 W C R 5 W C R 4 W C R 3 W C R 2 W C R 1 WA CC RK 0 S T O P
ID3 ID2 ID1 ID0 0 A1 A0 R/W A I2 I1 I0 C K Instruction Internal Device ID Opcode Address
0 RB RA 0 Register Address
Wiper or Data Position
INSTRUCTION FORMAT Read Wiper Counter Register (WCR)
Device Type S Identifier T A R0101 T Device Addresses R/W=1 Instruction Opcode S A C K1000 Register Addresses Wiper Position (Sent by Slave on SDA) S A WW C C 0KXXXXXXCR R 98 Wiper Position (Sent by Slave on SDA) M A WWWWWWWW C CCCCCCCC KRRRRRRRR 76543210 M A C K S T O P
0 A1 A0
0
0
0
Write Wiper Counter Register (WCR)
S T A R T Device Type Identifier Device Addresses R/W=0 S A C K Instruction Opcode Register Addresses Wiper Position (Sent by Master on SDA) S A WW C KXXXXXXCC RR 9 8 Wiper Position (Sent by Master on SDA) S A CWWWWWWWW KCCCCCCCC RRRRRRRR 76543210 S A C K S T O P
0
1
0
1
0
A1 A0
1
0
1
0
0
0
0
0
Read Data Register (DR)
Device Type Device S Identifier Addresses T A R T 0 1 0 1 0 A1 A0 S A C K1 Instruction Opcode Register Addresses S A W C C 0KXXXXXXR 9 Wiper Position (Sent by Slave on SDA) wiper position or data (Sent by Slave on SDA) M A WCWWWWWWWW CKCCCCCCCC R RRRRRRRR 8 76543210 M A C K S T O P
R/W=1
0
1
0
RB
RA
0
9
FN8161.1 March 25, 2005
X9118
Write Data Register (DR)
Device Device Type Addresses S Identifier T A R T 0 1 0 1 0 A1 A0 S A C K Instruction Opcode Register Addresses S A C K Wiper Position or Data (Sent by Master on SDA) S A WWC WWWWWWWW CCKCCCCCCCC XXXXXXRR RRRRRRRR 98 76543210 Wiper Position or Data (Sent by Master on SDA) S A C K S T O P
1 1 0 0 RB RA 0 0
Transfer Wiper Counter Register (WCR) to Data Register (DR)
Device Type S Identifier T A R 0101 T Device Addresses R/W=0 S A C K1 Instruction Opcode Register Addresses S A C 0K S T O P
0 A1 A0
1
1
0 RB RA 0
HIGH-VOLTAGE WRITE CYCLE
Transfer Data Register (DR) to Wiper Counter Register (WCR)
Device Type S Identifier T A R0101 T Device Addresses R/W=1 Instruction Register Opcode Addresses SS S AT A CO C K 1 1 0 0 RB RA 0 0 K P
0
A1 A0
Notes: (1) "A1 ~ A0": stand for the device addresses sent by the master. (2) WCRx refers to wiper position data in the Wiper Counter Register
10
FN8161.1 March 25, 2005
HIGH-VOLTAGE WRITE CYCLE
R/W=0
X9118
ABSOLUTE MAXIMUM RATINGS Temperature under bias..................... -65C to +135C Storage temperature.......................... -65C to +150C Voltage on SCL, SDA, or any address input with respect to VSS ................................. -1V to +7V Voltage on V+ (referenced to VSS)(4) ....................10V Voltage on V- (referenced to VSS)(4) ....................-10V (V+) - (V-) ..............................................................12V Any Voltage on RH / RL............................................V+ Any Voltage on RL/ RH ............................................. VLead temperature (soldering, 10 seconds) ........ 300C IW (10 seconds)..................................................6mA RECOMMENDED OPERATING CONDITIONS Temp Commercial Industrial Min. 0C -40C Max. +70C +85C Device X9118 X9118-2.7 Supply Voltage (VCC) Limits(4) 5V 10% 2.7V to 5.5V COMMENT Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; the functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
ANALOG CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)
Limits Symbol Parameter Min. Typ. Max. Units Test Conditions
RTOTAL
End to End Resistance End to End Resistance Tolerance Power Rating
100 20 50 3 150 40 +4.5 +2.7 500 100 +5.5 +5.5 -4.5 -2.7 V+ -120 0.1 1 1.5
k % mW mA V Wiper Current = 3mA, VCC = 3V IW = 3mA, VCC = 5V X9118(4) X9118-2.7(4) V X9118 X9118-2.7 V dBV % MI(3) MI(3) MI(3) MI(3) ppm/C 20 ppm/C pF See Macro model
FN8161.1 March 25, 2005
25C, each pot
IW RW RW Vv+
Wiper Current Wiper Resistance Wiper Resistance Voltage on V+ pin
Vv-
Voltage on V- pin
-5.5 -5.5
VTERM
Voltage on any RH or RL Pin Noise Resolution Absolute Linearity(1)
V-
VSS = 0V Ref: 1V
Rw(n)(actual) - Rw(n)(expected), where n=8 to 1006 Rw(n)(actual) - Rw(n)(expected)(5) Rw(m + 1) - [Rw(m) + MI], where m=8 to 1006 Rw(m + 1) - [Rw(m) + MI](5)
Relative Linearity(2)
0.5 1
Temperature Coefficient of RTOTAL Ratiometric Temp. Coefficient CH/CL/CW Potentiometer Capacitancies
11
300
10/10/25
X9118
Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer. (2) Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size. (3) MI = RTOT / 1023 or (RH - RL) / 1023, single pot (4) VCC, V+, V- must reach their final values within 1 msec of each other. (5) n = 0, 1, 2, ...,1023; m =0, 1, 2, ..., 1022.
D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)
Limits Symbol Parameter Min. Typ. Max. Units Test Conditions
ICC1
VCC supply current (active) VCC supply current (nonvolatile write) VCC current (standby) Input leakage current Output leakage current Input HIGH voltage Input LOW voltage Output LOW voltage Output HIGH voltage VCC x 0.7 -1
3
mA
fSCL = 400kHz; VCC = +5.5V; SDA = Open; (for 2-wire, Active, Read and Volatile Write States only) fSCL = 400kHz; VCC = +5.5V; SDA = Open; (for 2-wire, Active, Non-volatile Write State only) VCC = +5.5V; VIN = VSS or VCC; SDA = VCC; (for 2-wire, Standby State only) VIN = VSS to VCC VOUT = VSS to VCC
ICC2
5
mA
ISB ILI ILO VIH VIL VOL VOH
3 10 10 VCC + 1 VCC x 0.3 0.4
A A A V V V
IOL = 3mA
ENDURANCE AND DATA RETENTION
Parameter Min. Units
Minimum Endurance Data Retention
100,000 100
Data changes per bit per register years
CAPACITANCE
Symbol Test Max. Units Test Conditions
CIN/OUT(6) CIN(6)
Input/Output capacitance (SI) Input capacitance (SCL, WP, A2, A1 and A0)
8 6
pF pF
VOUT = 0V VIN = 0V
POWER-UP TIMING
Symbol Parameter Min. Max. Units
tr VCC(6) tPUR(7) tPUW(7)
VCC Power-up Rate Power-up to Initiation of read operation Power-up to Initiation of write operation
0.2
50 1 50
V/ms ms ms
Notes: (6) This parameter is not 100% tested (7) tPUR and tPUW are the delays required from the time the (last) power supply (Vcc-) is stable until the specific instruction can be issued. These parameters are periodically sampled and not 100% tested.
12
FN8161.1 March 25, 2005
X9118
A.C. TEST CONDITIONS Input pulse levels
Input rise and fall times Input and output timing level VCC x 0.1 to VCC x 0.9 10ns VCC x 0.5
EQUIVALENT A.C. LOAD CIRCUIT
5V 1533 SDA OUTPUT 100pF SDA OUTPUT 100pF 3V 867 RH CL 10pF CW 25pF RW CL 10pF SPICE Macromodel RTOTAL
RL
AC TIMINGHIGH-VOLTAGE WRITE CYCLE TIMING
Symbol Parameter Min. Max. Units
fSCL tCYC tHIGH tLOW tSU:STA tHD:STA tSU:STO tSU:DAT tHD:DAT tR tF tAA tDH TI tBUF tSU:WPA tHD:WPA
Clock Frequency Clock Cycle Time Clock High Time Clock Low Time Start Setup Time Start Hold Time Stop Setup Time SDA Data Input Setup Time SDA Data Input Hold Time SCL and SDA Rise Time SCL and SDA Fall Time SCL Low to SDA Data Output Valid Time SDA Data Output Hold Time Noise Suppression Time Constant at SCL and SDA inputs Bus Free Time (Prior to Any Transmission) A0, A1 Setup Time A0, A1 Hold Time 250 0 50 1300 0 0 2500 600 1300 600 600 600 100 0
400
kHz ns ns ns ns ns ns ns ns
300 300
ns ns ns ns ns ns ns ns
13
FN8161.1 March 25, 2005
X9118
HIGH-VOLTAGE WRITE CYCLE TIMING
Symbol Parameter Typ. Max. Units
tWR
High-voltage write cycle time (store instructions)
5
10
ms
XDCP TIMING
Symbol Parameter Min. Max. Units
tWRPO tWRL
Wiper response time after the third (last) power supply is stable Wiper response time after instruction issued (all load instructions)
5 5
10 10
s s
SYMBOL TABLE
WAVEFORM INPUTS Must be steady May change from Low to High May change from High to Low Don't Care: Changes Allowed N/A OUTPUTS Will be steady Will change from Low to High Will change from High to Low Changing: State Not Known Center Line is High Impedance
TIMING DIAGRAMS Start and Stop Timing
(START) tR tF
(STOP)
SCL
tSU:STA tHD:STA tR tF tSU:STO
SDA
14
FN8161.1 March 25, 2005
X9118
Input Timing
tCYC tHIGH
SCL
tLOW
SDA
tSU:DAT tHD:DAT tBUF
Output Timing
SCL
SDA
tAA tDH
XDCP Timing (for All Load Instructions)
(STOP)
SCL
SDA
LSB tWRL
RW
Write Protect and Device Address Pins Timing
(START) (STOP) ... (Any Instruction) ...
SCL
SDA
tSU:WPA
... tHD:WPA
WP A0, A1
15
FN8161.1 March 25, 2005
X9118
APPLICATIONS INFORMATION Basic Configurations of Electronic Potentiometers
VR +VR
RW
I
Three terminal Potentiometer; Variable voltage divider Two terminal Variable Resistor; Variable current Application Circuits Noninverting Amplifier
VS + - VO VIN 317 R1 R2 R1 VO (REG)
Voltage Regulator
Iadj R2
VO = (1+R2/R1)VS
VO (REG) = 1.25V (1+R2/R1)+Iadj R2
Offset Voltage Adjustment
R1 VS 100k - + TL072 10k 10k +12V 10 -12V VO R2
Comparator with Hysterisis
VS - + VO
VUL = {R1/(R1+R2)} VO(max) RLL = {R1/(R1+R2)} VO(min)
}
R1
}
R2
16
FN8161.1 March 25, 2005
X9118
Application Circuits (Continued) Attenuator
C VS R1 - VS R3 R4 R1 = R2 = R3 = R4 = 10k R1 + VO R2 R + - VO
Filter
R2
VO = G VS -1/2 G +1/2 Inverting Amplifier
R1 R2
GO = 1 + R2/R1 fc = 1/(2RC) Equivalent L-R Circuit
}
VS
}
- + VO
C1 VS
R2 + -
VO = G VS G = - R2/R1
ZIN
R1 R3
ZIN = R2 + s R2 (R1 + R3) C1 = R2 + s Leq (R1 + R3) >> R2 Function Generator
C
- +
R2
R1 - +
} RA } RB
frequency R1, R2, C amplitude RA, RB
17
FN8161.1 March 25, 2005
X9118
XX-ball BGA (X9118xxxxxxx)
a a l j
m
k b b
f
Top View (Bump Side Down)
Bottom View (Bump Side Up) Note: Drawing not to scale d = Die Orientation mark e
c Side View (Bump Side Down)
Millimeters Symbol
Package Body Dimension X Package Body Dimension Y Package Height Package Body Thickness Ball Height Ball Diameter Total Ball Count Ball Count X Axis Ball Count Y Axis Pins Pitch XAxis Pins Pitch Y Axis Edge to Ball Center (Corner) Distance Along X Edge to Ball Center (Corner) Distance Along Y a b c d e f g h i j k l m
Inches Max Min Nom. Max
Min
Nom.
18
FN8161.1 March 25, 2005
X9118
PACKAGING INFORMATION
14-Lead Plastic, TSSOP, Package Type V
.025 (.65) BSC
.169 (4.3) .252 (6.4) BSC .177 (4.5)
.193 (4.9) .200 (5.1)
.047 (1.20)
.0075 (.19) .0118 (.30)
.002 (.05) .006 (.15)
.010 (.25) Gage Plane 0 - 8 .019 (.50) .029 (.75) Detail A (20X) Seating Plane
.031 (.80) .041 (1.05)
See Detail "A"
NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
19
FN8161.1 March 25, 2005
X9118
ORDERING INFORMATION
X9118 Device
Y
P
T
V VCC Limits Blank = 5V 10% -2.7 = 2.7 to 5.5V Temperature Range Blank = Commercial = 0C to +70C I = Industrial = -40C to +85C Package V14 = 14-Lead TSSOP
Potentiometer Organization Pot T= 100k
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com 20
FN8161.1 March 25, 2005

▲Up To Search▲

Price & Availability of X9118TV14

	To Download X9118TV14 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .