![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
LTC1451 LTC1452/LTC1453 12-Bit Rail-to-Rail Micropower DACs in SO-8 FEATURES s s s s s s DESCRIPTION The LTC(R)1451/LTC1452/LTC1453 are complete single supply, rail-to-rail voltage output 12-bit digital-to-analog converters (DACs) in an SO-8 package. They include an output buffer amplifier and an easy-to-use 3-wire cascadable serial interface. The LTC1451 has an onboard reference of 2.048V and a full-scale output of 4.095V. It operates from a single 4.5V to 5.5V supply. The LTC1452 is a multiplying DAC with a full-scale output of twice the reference input voltage. It operates from a single supply of 2.7V to 5.5V. The LTC1453 has an onboard 1.22V reference and a fullscale output of 2.5V. It operates from a single supply of 2.7V to 5.5V. The low power supply current makes the LTC1451 family ideal for battery-powered applications. The space saving 8-pin SO package and operation with no external components provide the smallest 12-bit DAC system available. , LTC and LT are registered trademarks of Linear Technology Corporation. s s s s s s 12-Bit Resolution Buffered True Rail-to-Rail Voltage Output 3V Operation (LTC1453), ICC: 250A Typ 5V Operation (LTC1451), ICC: 400A Typ 3V to 5V Operation (LTC1452), ICC: 225A Typ Built-In Reference: 2.048V (LTC1451) 1.220V (LTC1453) Multiplying Version (LTC1452) Power-On Reset SO-8 Package 3-Wire Cascadable Serial Interface Maximum DNL Error: 0.5LSB Low Cost APPLICATIONS s s s s Digital Calibration Industrial Process Control Automatic Test Equipment Cellular Telephones TYPICAL APPLICATION Daisy-Chained Control Outputs 5V 0.5 Differential Nonlinearity vs Input Code 0.1F DIN P CLK VCC LTC1451 VOUT CONTROL OUTPUT 1 CS/LD DOUT VREF GND DNL ERROR (LSB) 0.0 0.1F DIN CLK CS/LD LTC1451 GND 1451/2/3 TA01 VCC VOUT CONTROL OUTPUT 2 -0.5 0 512 1024 1536 2048 2560 3072 3584 4095 CODE 1451/2/3 TA02 DOUT VREF TO NEXT DAC U U U 1 LTC1451 LTC1452/LTC1453 ABSOLUTE MAXIMUM RATINGS VCC to GND .............................................. - 0.5V to 7.5V TTL Input Voltage .................................... - 0.5V to 7.5V VOUT .............................................. - 0.5V to VCC + 0.5V REF ................................................ - 0.5V to VCC + 0.5V Maximum Junction Temperature ......... - 65C to 125C Operating Temperature Range Commercial ........................................... 0C to 70C Industrial ......................................... - 40C to 85C Storage Temperature Range ................ - 65C to 150C Lead Temperature (Soldering, 10 sec)................. 300C PACKAGE/ORDER I FOR ATIO TOP VIEW CLK 1 DIN 2 CS/LD 3 DOUT 4 N8 PACKAGE 8-LEAD PLASTIC DIP 8 7 6 5 VCC VOUT REF GND S8 PACKAGE 8-LEAD PLASTIC SOIC TJMAX = 125C, JA = 100C/W (N) TJMAX = 125C, JA = 150C/W (S) LTC1451CN8 LTC1452CN8 LTC1453CN8 LTC1451IN8 LTC1452IN8 LTC1453IN8 Consult factory for Military grade parts. ELECTRICAL CHARACTERISTICS VCC = 4.5V to 5.5V (LTC1451), 2.7V to 5.5V (LTC1452/LTC1453), internal or external reference (VREF VCC /2), VOUT and REF unloaded, TA = TMIN to TMAX, unless otherwise noted. SYMBOL DAC Resolution DNL INL VOS VOSTC VFS Differential Nonlinearity Integral Nonlinearity Offset Error Offset Error Temperature Coefficient Full-Scale Voltage When Using Internal Reference, LTC1451, TA = 25C LTC1451 External 2.048V Reference, VCC = 5V, LTC1452 When Using Internal Reference, LTC1453, TA = 25C LTC1453 VFSTC Full-Scale Voltage Temperature Coefficient When Using Internal Reference, LTC1451 When Using External 2.048V Reference, LTC1452 When Using Internal Reference, LTC1453 q q q q PARAMETER CONDITIONS Guaranteed Monotonic (Note 1) TA = 25C (Note 1) TA = 25C 2 U U W WW U W ORDER PART NUMBER LTC1451CS8 LTC1452CS8 LTC1453CS8 LTC1451IS8 LTC1452IS8 LTC1453IS8 S8 PART MARKING 1451C 1451I 1452C 1452I 1453C 1453I MIN 12 TYP MAX UNITS Bits q q q 0.5 3.5 4 12 18 15 4.065 4.045 4.075 2.470 2.460 4.095 4.095 4.095 2.500 2.500 0.10 0.02 0.10 4.125 4.145 4.115 2.530 2.540 LSB LSB LSB mV mV V/C V V V V V LSB/C LSB/C LSB/C LTC1451 LTC1452/LTC1453 ELECTRICAL CHARACTERISTICS VCC = 4.5V to 5.5V (LTC1451), 2.7V to 5.5V (LTC1452/LTC1453), internal or external reference (VREF VCC /2), VOUT and REF unloaded, TA = TMIN to TMAX, unless otherwise noted. SYMBOL PARAMETER Reference Output Voltage Reference Output Temperature Coefficient Reference Line Regulation Reference Load Regulation Reference Input Range Reference Input Resistance Reference Input Capacitance Short-Circuit Current Power Supply VCC Positive Supply Voltage For Specified Performance, LTC1451 LTC1452 LTC1453 4.5V VCC 5.5V (Note 4), LTC1451 2.7V VCC 5.5V (Note 4), LTC1452 2.7V VCC 5.5V (Note 4), LTC1453 VOUT Shorted to GND VOUT Shorted to VCC Input Code = 0 (Note 2) (Notes 2, 3) to 0.5LSB REF = 1kHz, 2VP-P, LTC1452 REF = 1kHz, 2VP-P, (Code: All 1s) LTC1452 q q q q q q q CONDITIONS LTC1451 LTC1453 q q MIN 2.008 1.195 TYP 2.048 1.220 0.08 0.7 0.2 0.6 MAX 2.088 1.245 UNITS V V LSB/C Reference (LTC1451/LTC1453) 2 1.5 3 VCC /2 30 80 LSB/V LSB LSB V k pF mA V V V A A A mA mA V/s s nV * s dB dB 0 IOUT 100A, LTC1451 LTC1453 VREF VCC - 1.5V q q q q 8 14 15 REF Shorted to GND q 4.5 2.7 2.7 300 120 150 400 225 250 5.5 5.5 5.5 620 350 500 100 120 40 120 ICC Supply Current Op Amp DC Performance Short-Circuit Current Low Short-Circuit Current High Output Impedance to GND AC Performance Voltage Output Slew Rate Voltage Output Settling Time Digital Feedthrough AC Feedthrough SINAD Signal-to-Noise + Distortion q q q q 0.5 1.0 14 0.3 - 95 85 3 LTC1451 LTC1452/LTC1453 ELECTRICAL CHARACTERISTICS VCC = 5V (LTC1451LTC1452), VCC = 3V (LTC1453), TA = TMIN to TMAX SYMBOL Digital I/O VIH VIL VOH VOL ILEAK CIN Switching t1 t2 t3 t4 t5 t6 t7 t8 t9 DIN Valid to CLK Setup DIN Valid to CLK Hold CLK High Time CLK Low Time CS/LD Pulse Width LSB CLK to CS/LD CS/LD Low to CLK DOUT Output Delay CLK Low to CS/LD Low CLOAD = 15pF q q q q q q q q q PARAMETER Digital Input High Voltage Digital Input Low Voltage Digital Output High Voltage Digital Output Low Voltage Digital Input Leakage Digital Input Capacitance CONDITIONS q q LTC1451/LTC1452 MIN TYP MAX 2.4 0.8 VCC - 1.0 0.4 10 10 MIN 2.0 LTC1453 TYP MAX UNITS V 0.6 VCC - 0.7 0.4 10 10 V V V A pF IOUT = - 1mA IOUT = 1mA V = GND to VCC Guaranteed by Design Not Subject to Test q q q q 40 0 40 40 50 40 20 150 20 60 0 60 60 80 60 30 220 30 ns ns ns ns ns ns ns ns ns The q denotes specifications which apply over the full operating temperature range. Note 1: Nonlinearity is defined from the first code that is greater than or equal to the maximum offset specification to code 4095 (full scale). Note 2: Load is 5k in parallel with 100pF. Note 3: DAC switched between all 1s and the code corresponding to VOS for the part, i.e., LTC1451: code 18; LTC1453: code 30. Note 4: Digital inputs at 0V or VCC. TYPICAL PERFORMANCE CHARACTERISTICS LTC1451 Minimum Supply Voltage vs Load Current 5.4 VOUT < 1LSB 4.50 4.25 VOUT < 1LSB 5.2 5.0 4.8 4.6 4.4 4.2 4.0 0.0001 0.001 MINIMUM SUPPLY VOLTAGE (V) MINIMUM SUPPLY VOLTAGE (V) SUPPLY CURRENT (A) 0.01 0.1 1 LOAD CURRENT (mA) 4 UW 10 1451/2/3 G01 LTC1453 Minimum Supply Voltage vs Load Current 450 440 430 420 410 400 390 380 370 360 0.01 0.1 1 LOAD CURRENT (mA) 10 100 LTC1451 Supply Current vs Temperature 4.00 3.75 3.50 3.25 3.00 2.75 2.50 VCC = 5.5V VCC = 4.5V VCC = 5V 100 2.25 0.0001 0.001 350 -55 -25 35 65 5 TEMPERATURE (C) 95 125 1451/2/3 G02 1451/2/3 G03 LTC1451 LTC1452/LTC1453 TYPICAL PERFORMANCE CHARACTERISTICS LTC1451 Supply Current vs Logic Input Voltage 1.15 1.05 ALL DIGITAL INPUTS TIED TOGETHER 4.5 4.0 3.5 FULL SCALE RL TIED TO GND OUTPUT PULL-DOWN VOLTAGE (mV) SUPPLY CURRENT (mA) 0.95 OUTPUT SWING (V) 0.85 0.75 0.65 0.55 0.45 0.35 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 LOGIC INPUT VOLTAGE (V) 1451/2/3 G04 LTC1451 Offset Voltage vs Temperature 900 800 OFFSET VOLTAGE (V) 700 600 500 400 300 -55 -0.5 DNL ERROR (LSB) ERROR (LSB) -25 35 65 5 TEMPERATURE (C) LTC1452 Total Harmonic Distortion + Noise vs Frequency TOTAL HARMONIC DISTORTION + NOISE (dB) -40 -50 -60 0.2LSB/DIV VCC = 5V VIN = 2VP-P VOUT = 4VP-P -70 -80 -90 -100 50 100 UW 95 1451/2/3 G07 LTC1451 Output Swing vs Load Resistance 1000 LTC1451 Pull-Down Voltage vs Output Sink Current Capability 100 125C 3.0 2.5 2.0 1.5 1.0 0.5 0 10 100 1k LOAD RESISTANCE () 10k 1451/2/3 G05 25C 10 -55C VCC = 5V 1 ZERO SCALE RL TIED TO VCC 0.1 0.0001 0.001 0.01 0.1 1 10 OUTPUT SINK CURRENT (mA) 100 1451/2/3 G06 LTC1451 Differential Nonlinearity (DNL) 0.5 2.0 1.6 1.2 0.8 0.4 0 -0.4 -0.8 -1.2 -1.6 LTC1451 Integral Nonlinearity (INL) 0.0 VCC = 5V INTERNAL REFERENCE TA = 25C 0 512 1024 1536 2048 2560 3072 3584 4095 CODE 1451/2/3 G09 125 0 512 1024 1536 2048 2560 3072 3584 4095 CODE 1451/2/3 TA02 -2.0 LTC1451 Broadband Output Noise 1k 10k FREQUENCY (Hz) 100k 1451/2/3 G08 5ms/DIV CODE = FFFH BW = 3Hz TO 1.4MHz GAIN = 1000 1451/2/3 G10 5 LTC1451 LTC1452/LTC1453 PIN FUNCTIONS CLK: The TTL Level Input for the Serial Interface Clock. DIN: The TTL Level Input for the Serial Interface Data. Data on the DIN pin is latched into the shift register on the rising edge of the serial clock. CS/LD: The TTL Level Input for the Serial Interface Enable and Load Control. When CS/LD is low the CLK signal is enabled, so the data can be clocked in. When CS/LD is pulled high, data is loaded from the shift register into the DAC register, updating the DAC output. DOUT: The Output of the Shift Register which Becomes Valid on the Rising Edge of the Serial Clock. GND: Ground. REF: The Output of the Internal Reference and the Input to the DAC Resistor Ladder. An external reference with voltage up to VCC /2 may be used for the LTC1452. VOUT: The Buffered DAC Output. VCC: The Positive Supply Input. 4.5V VCC 5.5V (LTC1451), 2.7 VCC 5.5V (LTC1452/LTC1453). Requires a bypass capacitor to ground. BLOCK DIAGRA CLK 1 DIN 2 12-BIT SHIFT REGISTER CS/LD 3 DOUT 4 TI I G DIAGRA CLK t9 DIN B0 PREVIOUS WORD CS/LD DOUT 6 W W U U UW U 8 VCC LD DAC REGISTER 12-BIT DAC + 7 VOUT - POWER-ON RESET REFERENCE LTC1451: 2.048V LTC1453: 1.22V 6 REF 5 GND 11451/2/3 BD t1 t2 t6 t7 t4 t3 B11 MSB B10 B1 B0 LSB t8 t5 B11 PREVIOUS WORD B10 B1 B0 B11 CURRENT WORD 1451/2/3 TD LTC1451 LTC1452/LTC1453 DEFI ITIO S Resolution (n): Resolution is defined as the number of digital input bits, n. It defines the number of DAC output states (2n) that divide the full-scale range. The resolution does not imply linearity. Full-Scale Voltage (VFS): This is the output of the DAC when all bits are set to 1. Voltage Offset Error (VOS): The theoretical voltage at the output when the DAC is loaded with all zeros. The output amplifier can have a true negative offset, but because the part is operated from a single supply, the output cannot go below zero. If the offset is negative, the output will remain near 0V resulting in the transfer curve shown in Figure 1. The offset of the part is measured at the code that corresponds to the maximum offset specification: VOS = VOUT - [(Code x VFS)/(2n - 1)] Least Significant Bit (LSB): One LSB is the ideal voltage difference between two successive codes. LSB = (VFS - VOS)/(2n - 1) = (VFS - VOS)/4095 Nominal LSBs: LTC1451 LTC1452 LTC1453 LSB = 4.095V/4095 = 1mV LSB = V(REF)/4095 LSB = 2.5V/4095 = 0.610mV Integral Nonlinearity (INL): End-point INL is the maximum deviation from a straight line passing through the end-points of the DAC transfer curve. Because the part operates from a single supply and the output cannot go below zero, the linearity is measured between full scale and the code corresponding to the maximum offset specification. The INL error at a given input code is calculated as follows: INL = [VOUT - VOS - (VFS - VOS)(code/4095)]/LSB VOUT = The output voltage of the DAC measured at the given input code Differential Nonlinearity (DNL): DNL is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. The DNL error between any two codes is calculated as follows: DNL = (VOUT - LSB)/LSB VOUT = The measured voltage difference between two adjacent codes Digital Feedthrough: The glitch that appears at the analog output caused by AC coupling from the digital inputs when they change state. The area of the glitch is specified in nV x sec. U U OUTPUT VOLTAGE NEGATIVE OFFSET 0V DAC CODE 1451/2/3 F01 Figure 1. Effect of Negative Offset 7 LTC1451 LTC1452/LTC1453 OPERATIO Serial Interface The data on the DIN input is loaded into the shift register on the rising edge of the clock. The MSB is loaded first. The DAC register loads the data from the shift register when CS/LD is pulled high. The CLK is disabled internally when CS/LD is high. Note: CLK must be low before CS/LD is pulled low to avoid an extra internal clock pulse. The buffered output of the 12-bit shift register is available on the DOUT pin which swings from GND to VCC. Multiple LTC1451/LTC1452/LTC1453s may be daisychained together by connecting the DOUT pin to the DIN pin of the next chip, while the CLK and CS/LD signals remain common to all chips in the daisy chain. The serial data is clocked to all of the chips, then the CS/LD signal is pulled high to update all of them simultaneously. 8 U Reference The LTC1451 includes an internal 2.048V reference, making 1LSB equal to 1mV (gain of 2). The LTC1453 has an internal reference of 1.22V with a full scale of 2.5V (gain of 2.05). The internal reference output is turned off when the pin is forced above the reference voltage, allowing an external reference to be connected to the reference pin. The LTC1452 has no internal reference and the REF pin must be driven externally. The buffer gain is 2, so the external reference must be less than VCC /2 and be capable of driving the 8k minimum DAC resistor ladder. Voltage Output The LTC1451 family's rail-to-rail buffered output can source or sink 5mA over the entire operating temperature range while pulling to within 300mV of the positive supply voltage or ground. The output swings to within a few millivolts of either supply rail when unloaded and has an equivalent output resistance of 40 when driving a load to the rails. The output can drive 1000pF without going into oscillation. LTC1451 LTC1452/LTC1453 TYPICAL APPLICATI LT (R)1121-3.3 IN OUT 1F FROM OPTOISOLATED INPUTS CLK DIN CS/LD VCC VREF VOUT OPTO-ISOLATORS CLK DIN CS/LD 500 4N28 This circuit shows how to use an LTC1453 to make an opto-isolated digitally controlled 4mA to 20mA process controller. The controller circuitry, including the optoisolation, is powered by the loop voltage that can have a wide range of 3.3V to 30V. The 1.22V reference output of the LTC1453 is used for the 4mA offset current and VOUT UO S An Isolated 4mA to 20mA Process Controller Has 3.3V Minimum Loop Voltage VLOOP 3.3V TO 30V 90k 5k 45k 5k LTC1453 + LT1077 3k 1k - Q1 2N3440 RS 10 IOUT 11451/2/3 TA04 3.3V 10k CLK DIN CS/LD is used for the digitally controlled 0mA to 16mA current. RS is a sense resistor and the op amp modulates the transistor Q1 to provide the 4mA to 20mA current through this resistor. The potentiometers allow for offset and fullscale adjustment. The control circuitry dissipates well under the 4mA budget at zero-scale. 9 LTC1451 LTC1452/LTC1453 TYPICAL APPLICATI P This circuit shows a digitally programmable current source from an external voltage source using an external op amp, an LT1077 and an NPN transistor (2N3440). Any digital word from 0 to 4095 is loaded into the LTC1451 and its output correspondingly swings from 0V to 4.095V. In the configuration shown, this voltage will be forced across the 10 UO P S 12-Bit 3V to 5V Voltage Output DAC LTC1451: 4.5V TO 5.5V LTC1452: 2.7V TO 5.5V LTC1453: 2.7V TO 5.5V 0.1F DIN CLK LTC145X CS/LD DOUT VREF TO NEXT DAC FOR DAISY-CHAINING GND VCC VOUT OUTPUT LTC1451: 0V TO 4.095V LTC1452: 0V TO 2 * REF LTC1453: 0V TO 2.5V LTC1451: 2.048V LTC1452: EXTERNAL LTC1453: 1.22V 1451/2/3 TA03 Digitally Programmable Current Source 5V VS + 5V TO 100V FOR RL 50 D * 4.095 IOUT = IN 0mA TO 10mA 4096 * RA 0.1F VCC CLK DIN CS/LD GND LTC1451 VOUT RL + LT1077 Q1 2N3440 - RA 410 1451/2/3 TA05 resistor RA. If RA is chosen to be 410 the output current will range from 0mA at zero-scale to 10mA at full-scale. The minimum voltage for VS is determined by the load resistor RL and Q1's VCESAT voltage. With a load resistor of 50, the voltage source can be as low as 5V. LTC1451 LTC1452/LTC1453 TYPICAL APPLICATI P 4.094 VOUT - 4.096 R5 20k 2048 4095 DIN R3 10k This circuit shows how to make a bipolar output 12-bit DAC with a wide output swing using an LTC1451 and an LT (R) 1077. R1 and R2 resistively divide down the LTC1451 output and an offset is summed in using the LTC1451 onboard 2.048V reference and R3 and R4. R5 ensures that Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights. UO S A Wide Swing, Bipolar Output 12-Bit DAC 5V 0.1F VCC CLK DIN CS/LD LTC1451 GND VREF VOUT R1 5k 5V + R2 10k LT1077 VOUT: 2 * DIN * 4.095 - 4.096V 4096 - - 5V R4 20k 1451/2/3 TA06 the onboard reference is always sourcing current and never has to sink any current even when VOUT is at fullscale. The LT1077 output will have a wide bipolar output swing of - 4.096V to 4.094V as shown in the figure above. With this output swing 1LSB = 2mV. 11 LTC1451 LTC1452/LTC1453 PACKAGE DESCRIPTION 0.300 - 0.325 (7.620 - 8.255) 0.009 - 0.015 (0.229 - 0.381) 0.065 (1.651) TYP 0.005 (0.127) MIN 0.100 0.010 (2.540 0.254) 0.125 (3.175) MIN 0.018 0.003 (0.457 0.076) 0.015 (0.380) MIN ( +0.025 0.325 -0.015 +0.635 8.255 -0.381 ) *THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm) 0.010 - 0.020 x 45 (0.254 - 0.508) 0.008 - 0.010 (0.203 - 0.254) 0- 8 TYP 0.053 - 0.069 (1.346 - 1.752) 0.016 - 0.050 0.406 - 1.270 *DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE **DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE RELATED PARTS PART NUMBER LTC1257 DESCRIPTION Single 12-Bit VOUT DAC, Full Scale: 2.048V, VCC: 4.75V to 15.75V. Reference Can Be Overdriven Up to 12V, i.e., FS MAX = 12V 12-Bit Multiplying Parallel IOUT DAC 12-Bit Multiplying Serial IOUT DAC COMMENTS 5V to 15V Single Supply, Complete VOUT DAC in SO-8 Package LTC7541 LTC8043 LTC7543/LTC8143 12-Bit Multiplying Serial IOUT DAC 12 Linear Technology Corporation 1630 McCarthy Blvd., Milpitas, CA 95035-7487 (408) 432-1900 q FAX: (408) 434-0507 q TELEX: 499-3977 U Dimensions in inches (millimeters) unless otherwise noted. N8 Package 8-Lead Plastic DIP 0.130 0.005 (3.302 0.127) 0.400* (10.160) MAX 8 7 6 5 0.045 - 0.065 (1.143 - 1.651) 0.255 0.015* (6.477 0.381) 1 2 3 4 N8 0695 S8 Package 8-Lead Plastic SOIC 0.189 - 0.197* (4.801 - 5.004) 0.004 - 0.010 (0.101 - 0.254) 8 7 6 5 0.014 - 0.019 (0.355 - 0.483) 0.050 (1.270) BSC 0.228 - 0.244 (5.791 - 6.197) 0.150 - 0.157** (3.810 - 3.988) 1 2 3 4 SO8 0695 5V to 16V Supply, 12-Bit Wide Interface 5V Supply, Clear Pin and Serial Data Output (LTC8143) 5V Supply, SO-8 Package LT/GP 0895 10K * PRINTED IN USA (c) LINEAR TECHNOLOGY CORPORATION 1995 |
Price & Availability of LTC1453
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |