View 74HCHCT4024_278277.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
* The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications * The IC06 74HC/HCT/HCU/HCMOS Logic Package Information * The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT4024 7-stage binary ripple counter
Product specification File under Integrated Circuits, IC06 December 1990
Philips Semiconductors
Product specification
7-stage binary ripple counter
FEATURES * Output capability: standard * ICC category: MSI GENERAL DESCRIPTION The 74HC/HCT4024 are high-speed Si-gate CMOS devices and are pin compatible with the "4024" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT4024 are 7-stage binary ripple counters with a clock input (CP), an overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (Q0 to Q6). QUICK REFERENCE DATA GND = 0 V; Tamb = 25 C; tr = tf = 6 ns
74HC/HCT4024
The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of CP. Each counter stage is a static toggle flip-flop. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. APPLICATIONS * Frequency dividing circuits * Time delay circuits
TYPICAL SYMBOL tPHL/ tPLH fmax CI CPD Notes 1. CPD is used to determine the dynamic power dissipation (PD in W): PD = CPD x VCC2 x fi + (CL x VCC2 x fo) where: fi = input frequency in MHz fo = output frequency in MHz (CL x VCC2 x fo) = sum of outputs CL = output load capacitance in pF VCC = supply voltage in V 2. For HC the condition is VI = GND to VCC For HCT the condition is VI = GND to VCC - 1.5 V ORDERING INFORMATION See "74HC/HCT/HCU/HCMOS Logic Package Information". PARAMETER propagation delay CP to Q0 maximum clock frequency input capacitance power dissipation capacitance per package notes 1 and 2 CONDITIONS HC CL = 15 pF; VCC = 5 V 14 90 3.5 25 HCT 14 70 3.5 27 ns MHz pF pF UNIT
December 1990
2
Philips Semiconductors
Product specification
7-stage binary ripple counter
PIN DESCRIPTION PIN NO. 1 2 7 8, 10, 13 14 SYMBOL CP MR GND n.c. VCC NAME AND FUNCTION clock input (HIGH-to-LOW, edge-triggered) master reset input (active HIGH) parallel outputs ground (0 V) not connected positive supply voltage
74HC/HCT4024
12, 11, 9, 6, 5, 4, 3 Q0 to Q6
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
December 1990
3
Philips Semiconductors
Product specification
7-stage binary ripple counter
FUNCTION TABLE INPUTS CP X Notes MR L L H
74HC/HCT4024
OUTPUTS Qn no change count L
1. H = HIGH voltage level L = LOW voltage level X = don't care = LOW-to-HIGH clock transition = HIGH-to-LOW clock transition Fig.4 Functional diagram.
Fig.5 Logic diagram.
December 1990
4
Philips Semiconductors
Product specification
7-stage binary ripple counter
DC CHARACTERISTICS FOR 74HC For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Output capability: standard ICC category: MSI AC CHARACTERISTICS FOR 74HC GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HC SYMBOL PARAMETER +25 -40 to +125 -40 to +125 max. 265 53 45 300 60 51 120 24 20 110 22 19 120 24 20 120 24 20 75 15 13 4.0 20 24
74HC/HCT4024
TEST CONDITIONS UNIT V WAVEFORMS CC (V) ns 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 Fig.6
min. typ. max. min. max. min. tPHL/ tPLH propagation delay CP to Q0 propagation delay MR to Q0 propagation delay Qn to Qn+1 output transition time 47 17 14 63 23 18 25 9 7 19 7 6 80 16 14 80 16 14 50 10 9 6.0 30 35 17 6 5 22 8 6 6 2 2 27 82 98 175 35 30 200 40 34 80 16 14 75 15 13 100 20 17 100 20 17 65 13 11 4.8 24 28 220 44 37 250 50 43 100 20 17 95 19 16
tPHL
ns
Fig.6
tPHL/ tPLH
ns
Fig.6
tTHL/ tTLH
ns
Fig.6
tW
clock pulse width HIGH or LOW master reset pulse width HIGH removal time MR to CP maximum clock pulse frequency
ns
Fig.6
tW
ns
Fig.6
trem
ns
Fig.6
fmax
MHz
Fig.6
December 1990
5
Philips Semiconductors
Product specification
7-stage binary ripple counter
DC CHARACTERISTICS FOR 74HCT For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Output capability: standard ICC category: MSI Note to HCT types
74HC/HCT4024
The value of additional quiescent supply current (ICC) for a unit load of 1 is given in the family specifications. To determine ICC per input, multiply this value by the unit load coefficient shown in the table below.
INPUT CP MR
UNIT LOAD COEFFICIENT 0.75 0.85
AC CHARACTERISTICS FOR 74HCT GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HCT SYMBOL PARAMETER +25 -40 to +125 -40 to +125 max. 53 60 24 22 24 24 15 20 ns ns ns ns ns ns ns MHz 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 Fig.6 Fig.6 Fig.6 Fig.6 Fig.6 Fig.6 Fig.6 Fig.6 UNIT V WAVEFORMS CC (V) TEST CONDITIONS
min. typ. max. min. max. min. tPHL/ tPLH tPHL tPHL/ tPLH tTHL/ tTLH tW tW trem fmax propagation delay CP to Q0 propagation delay MR to Q0 propagation delay Qn to Qn+1 output transition time clock pulse width HIGH or LOW master reset pulse width HIGH removal time MR to CP maximum clock pulse frequency 16 16 10 30 17 21 9 7 9 6 0 64 35 40 16 15 20 20 13 24 44 50 20 19
December 1990
6
Philips Semiconductors
Product specification
7-stage binary ripple counter
AC WAVEFORMS
74HC/HCT4024
Also showing the master reset (MR) pulse width, the master reset to output (Qn) propagation delays and the master reset to clock (CP) removal time. (1) HC : VM = 50%; VI = GND to VCC. HCT: VM = 1.3 V; VI = GND to 3 V.
Fig.6
Waveforms showing the clock (CP) to output (Qn) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.
PACKAGE OUTLINES See "74HC/HCT/HCU/HCMOS Logic Package Outlines".
December 1990
7

▲Up To Search▲

Price & Availability of 74HCHCT4024

	To Download 74HCHCT4024 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .