|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
www.fairchildsemi.com ML4818 Phase Modulation/Soft Switching Controller Features * Full bridge phase modulation zero voltage switching circuit with programmable ZV transition times * Constant frequency operation to 500kHz * Current mode operation * Cycle-by-cycle current limiting with integrating fault detection and restart delay * Precision buffered 5V reference (+1%) * Four 1.5A peak current totem-pole output drivers * Under-voltage lockout circuit with 6V hysteresis * Power DIP package General Description The ML4818 is a complete phase modulation control IC suitable for full bridge soft switching converters. Unlike conventional PWM circuits, the phase modulation technique allows for zero-voltage switching transitions and square wave drive across the transformer. The IC modulates the phases of the two sides of the bridge to control output power. The ML4818 can be operated in current mode. The delay times for the outputs are externally programmable to allow the zero-voltage switching transitions to take place. Pulse-by-pulse current limit, integrating fault detection, and soft start reset are provided. The under-voltage lockout circuit features a 6V hysteresis with a low starting current to allow off-line start up with a low power bleed resistor. A shutdown function powers down the IC, putting it into a low quiescent state. Block Diagram 10 SHUTDOWN REFERENCE AND UNDER-VOLTAGE LOCKOUT INHIBIT OUTPUTS R Q 3 5 RAMP E/A OUT 0.7V S VCC VREF 24 13 11 2 CLOCK RT CT OSC 20 + + Q DELAY A2 OUT 16 MOD - T FLIP FLOP V+ I1 VCC A1 OUT 8 INV +5V ERROR AMP - T Q DELAY 17 + 9 SOFT START 3V VCC B1 OUT - + R DELAY 22 VCC R 12 RCRESET ILIM 1V Q I2 S S Q B2 OUT DELAY 21 RDELAY GND *PINS 1, 6, 7, 15, 18, 19 AND 23 ARE GND 4 + - 14 * REV. 1.0.3 6/21/01 ML4818 PRODUCT SPECIFICATION Pin Configuration 24-Pin Power DIP (P24) GND CT RAMP ILIM E/A OUT GND GND INV SOFT START SHUTDOWN RT RCRESET 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 VREF GND B1 OUT B2 OUT VCC GND GND A1 OUT A2 OUT GND RDELAY CLOCK TOP VIEW Pin Description Pin 1 2 3 4 5 6,7 8 9 10 11 12 13 14 15 16 17 18,19 20 21 22 23 24 Name GND CT RAMP ILIM E/A OUT GND INV SOFT START SHUTDOWN RT RCRESET CLOCK RDELAY GND A2 OUT A1 OUT GND VCC B2 OUT B1 OUT GND VREF Ground Timing capacitor for oscillator Non-inverting input to main comparator. Connected to current sense resistor for current mode Current limit sense pin. Normally connected to current sense resistor Output of error amplifier and input to PWM comparator Ground and substrate Inverting input to error amp Normally connected to soft start capacitor Pulling this pin low puts the IC into a power down mode and turns off all outputs. This pin is internally pulled up to VREF. Resistor which sets discharge current for oscillator timing capacitor Timing elements for Integrating fault detection and reset delay circuits Oscillator output Resistor to ground on this pin programs the amount of delay from the time an output turns off until its complementary output turns on Ground High current totem pole output A1 High current totem pole output A2 Ground and substrate Positive supply for the IC High current totem pole output B1 High current totem pole output B2 Ground Buffered output for the 5V voltage reference Function 2 REV. 1.0.3 6/21/01 PRODUCT SPECIFICATION ML4818 Absolute Maximum Ratings Absolute Maximum Ratings are those values, beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied. Parameter VCC Output Driver Current, Source or Sink DC Pulse (0.5 s) Analog Inputs (CT, RAMP, ILIM, E/A OUT, INV, SOFT START, RCRESET) CLOCK Output Current (RT) Error Amplifier Output Current (E/A OUT) SOFT START Sink Current Oscillator Charging Current (CT) Junction Temperature Storage Temperature Range Lead Temperature (Soldering 10 Sec) Thermal Resistance (JA) Plastic Power DIP -65 -0.3 Min. Max. 30 0.5 1.5 6 -5 5 50 -5 150 150 260 40 Units V A A V mA mA mA mA C C C C/W Operating Conditions Parameter Operating Temperature Range Min. 0 Max. 70 Units C Electrical Characteristics Unless otherwise specified, VCC = 15V, RT = 12.7k, CT = 250pF, RCLK = 3k, RDELAY = 5k, TA = Operating Temperature Range (Note 1). Parameter Oscillator Initial Accuracy Voltage Stability Temperature Stability Total Variation CT Discharge Current Clock Out High Clock Out Low Ramp Peak Ramp Valley Ramp Valley to Peak Reference Output Voltage Line Regulation Load Regulation TA=25C, IO=1mA 12V 3 ML4818 PRODUCT SPECIFICATION Electrical Characteristics (continued) Unless otherwise specified, VCC = 15V, RT = 12.7k, CT = 250pF, RCLK = 3k, RDELAY = 5k, TA = Operating Temperature Range (Note 1). Parameter Temperature Stability Total Variation Output Noise Voltage Long Term Stability Short Circuit Current Error Amplifier Input Offset Voltage Input Bias Current Input Offset Current Open Loop Gain PSRR Output Sink Current Output Source Current Output High Voltage Output Low Voltage Unity Gain Bandwidth Slew Rate Phase Modulator RAMP Bias Current EA OUT Zero DC Threshold tPD, RAMP to Output tDELAY RDELAY Voltage Soft Start Charge Current Discharge Current Current Limit/Shutdown ILIM Bias Current Current Limit Threshold tPD, ILIM RCRESET Shutdown Threshold RCRESET Restart Threshold RCRESET Charging Current SHUTDOWN Threshold SHUTDOWN Input Bias Current VSHUTDOWN = 0 VILIM =2V, VRCRESET = 1.5V 3.15 1.0 -400 2.0 -100 0V < VILIM < 4V VSHUTDOWN= 0V -10 0.92 -1 1.02 50 3.4 1.3 -523 2.4 -25 3.65 1.6 -1000 2.8 10 10 1.12 A V ns V V A V A VSOFT START = 4V VSOFT START = 1V -15 10 -25 20 -30 30 A mA CL = 1nF 99 4 VRAMP = 2.5V VRAMP = 0V 0.4 -1 0.6 50 200 4.3 -10 0.9 80 250 5V A V ns ns V 1 < VO < 4V 12 < VCC < 25V VEA OUT = 1V VEA OUT = 5.1V IEA OUT = -0.5mA IEA OUT = 1mA 2.0 2.8 8.5 70 65 1 -0.5 5.0 -40 -3 0.6 0.1 75 80 3.2 -2.2 5.5 -20 6.0 0.8 30 3 1 mV A A dB dB mA mA V V MHz V/s 10Hz to 10kHz Tj=125C, 1000 hrs VREF=0V -20 4.85 50 5 -50 25 Conditions Min. Typ. 0.2 5.15 Max. Units mV/C V mV mV mA 4 REV. 1.0.3 6/21/01 ML4818 PRODUCT SPECIFICATION Electrical Characteristics (continued) Unless otherwise specified, VCC = 15V, RT = 12.7k, CT = 250pF, RCLK = 3k, RDELAY = 5k, TA = Operating Temperature Range (Note 1). Parameter Output Output Low Level Output High Level Rise/Fall Time Under-Voltage Lockout Start Threshold Stop Threshold Supply Start Up Current ICC VCC<15.8V VINV = 4V, VRAMP = VILIM = 0V, CL = 1nF, TA = 25C (Note 2) 3 60 4 70 mA mA 15.5 9.25 16.5 10.2 17.2 10.7 V V IOUT = 20mA IOUT = 200mA, TA = 25C IOUT = -20mA IOUT = -200mA, TA = 25C CL = 1000pF 12.0 11.0 0.1 0.7 13.5 13.0 50 75 0.4 2.8 V V V V ns Conditions Min. Typ. Max. Units Notes 1. Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions. 2. VCC must be brought above the UVLO start voltage (17.2V) before dropping to VCC = 15V to ensure start-up. 5 REV. 1.0.3 6/21/01 PRODUCT SPECIFICATION ML4818 Functional Description Phase Modulator Power is controlled by modulating the switching phase on sides A and B of the full H-bridge converter (Figure 1). Power is delivered to the output through the transformer secondary. The power conversion process is described by the following sequence and illustrated by the timing diagram of Figure 2: 1. 2. A2 and B1 are high (Q1 and Q2 are on), beginning the power conversion cycle. After the MOD comparator trips, B1 goes low turning off Q2. The parasitic drain-to-source capacitances of Q2 and Q4 charge to +VIN. This forces the drain-to-source voltage across Q3 to 0V. 3. B2 now goes high after tDELAY (set by RDELAY). Since the voltage across Q3 is now 0V, B2 turns Q3 on at zero voltage. The CLOCK now goes high turning A2 off. During this period, Q1 and Q2 and Q4 are off. The transformer leakage current discharges the drain-to-source capacitance on Q4 until there is 0V across it. A1 will remain low for a period defined by tDELAY, then it goes high. The voltage across Q4 is now 0V as A1 turns it on at zero voltage. The previous sequence is now repeated with the opposite polarity on all outputs (see Figure 2). 4. 5. 6. The above sequence is then repeated but with the opposite polarity on all outputs. +VIN TB A2 B2 Q3 Q1 TA ML4818 B Q2 A1 B1 ILIM LLEAKAGE A TRANSFORMER Q4 RSENSE Figure 1. Simplified diagram of Phase Modulated power Outputs CT CLOCK A2 tDELAY A1 tDELAY B1 tPD1 B2 tDELAY B tPD1 tDELAY tDELAY tDELAY tPD1 A Figure 2. Phase Modulation control waveforms (Shaded areas indicate a power cycle) REV. 1.0.3 6/21/01 6 ML4818 PRODUCT SPECIFICATION The ML4818 can also be used in current mode by sensing load current on the RAMP input (pin 3). The four output delay timers are programmed via an external RDELAY resistor as shown below. This resistor value should be no less than 1k. Expressing RDELAY in k the delay, in ns is: T DELAY = 33 x R DELAY + 45 ISET 11 RT 1.7V 2 Q1 ISET 5V CLOCK OUT 13 250 5V + - 5.5mA (1) CT The ML4818 contains special logic circuits to provide for voltage mode feed-forward and lock out long pulses into the internal logic. This prevents instability from occuring when the Comparator trips in voltage mode. MOD OUTPUT RAMP S Q OSC R QR Figure 5. Ocillator Block Diagram For frequencies of less than 500kHz, oscillator frequency can be set by using the following formulae: 1 f OSC = -------------------------------------------------0.52C T R T + 500C T 3 (2) Error Amplifier Figure 3. Voltage Feed-Forward Circuit The collector of QR in figure 3 is high only during a power cycle. When the power cycle terminates, RAMP is pulled low. In voltage mode operation, a capacitor is connected from RAMP to GND with a resistor from RAMP to VIN to provide input voltage feed forward. The ML4818 error amplifier is a 2.5MHz bandwidth, 8.5V/ s slew rate op-amp with provision for limiting the positive output voltage swing (output inhibit line) to implement the soft start function. The error amplifier output source current is limited to 4.5mA. 120 100 PHASE (Degrees) GAIN 80 GAIN 60 40 45 20 0 0 100 1k 10k 100k FREQUENCY 1M 0 10M PHASE 90 135 180 Oscillator The ML4818 oscillator charges the external capacitor, CT, with a current (ISET) equal to 5/RT. When the CT voltage reaches the upper threshold (Ramp Peak), the comparator changes state, turning on the current sink which discharges CT to the lower threshold (Ramp Valley). The CT pin is clamped to Ramp Valley by Q1 (Figure 5) to prevent inaccuracy due to undershoot on CT. To use the CLOCK output for driving external synchronization circuitry, a pull-down resistor is required from CLOCK to GND. CLOCK Figure 6. Error Amplifier Open-Loop Gain and Phase vs. Frequency VCC VCC Q2 RAMP PEAK CT RAMP VALLEY TC TD OUT Q1 POWER GND Figure 4. Ocillator Timing Diagram Figure 7. Power Driver Simplified Schematic 7 REV. 1.0.3 6/21/01 ML4818 PRODUCT SPECIFICATION Output Driver Stage 7 6 SATURATION DROP (V) 5 4 3 2 SINK 1 0 0 0.2 0.4 0.6 0.8 1.0 OUTPUT CURRENT (A) 1.2 1.4 The ML4818 has four high current high speed totem pole output drivers each capable of 1.5A peak output, designed to quickly switch the gates of capacitive loads, such as power MOSFET transistors. Figure 8 illustrates the saturation characteristics of the ouput drive transistors shown in Figure 7. Typical rise and fall time characteristics of the output drivers are illustrated with capacitive loads of 1nF and 10nF in Figure 9. SOURCE Current Limit, Fault Detection and Soft Start Current limit is implemented when the current sensed on ILIM reaches the 1V limit. At this point, the PWM cycle is terminated. The flip flop (Figure 10) turns on the current source to charge CRST and remains on for the duration of the clock period. When CRST has charged to 3.4V, a soft start reset occurs. The number of times the PWM cycle is terminated due to over-current is "remembered" on CRST. Over time, CRST is discharged by RRST providing a measure of "forgetting" when the over-current condition no longer occurs. This integrating fault detection is useful in differentiation between short circuit and load surge conditions. Figure 8. Output Drive Saturation Voltage vs. Output Current OUTPUT VOLTAGE (V) 15 10 10nF 10nF 1nF 5 1nF 100 tF 200 (ns) ~ ~ 100 tR 200 Figure 9. Output Rise/Fall Time V+ ISWITCH I1 9 CSS TERMINATE PWM CYCLE 4 R1 C1 RSENSE V+ Q 1V ILIM SOFT START + - S I2 12 RCRESET RRST CRST 3.4V 1.3V R CLOCK + - INHIBIT OUTPUT UNDER-VOLTAGE LOCKOUT Figure 10. Over-Current, Soft-Start, and Integrating Fault Detect Circuits 8 REV. 1.0.3 6/21/01 PRODUCT SPECIFICATION ML4818 Since the per cycle charge on RCRESET is proportional to how early in the power cycle the over-current occurs, a reset will occur more quickly under output short circuit conditions (Figures 11a and 11b) than during a load surge (Figures 11c and 11d). When the soft start reset occurs, the output is inhibited and the soft start capacitor is discharged. The output will remain off until CRST discharges to 1.3V through RRST, providing a reset delay. When the IC restarts, the error amplifier output voltage is limited to the voltage at SOFT START, thus limiting the duty cycle. Under-Voltage Lockout On power up, when VCC is below 16V, the IC draws very little current (1.1mA typ.) and VREF is disabled. When VCC rises above 16V, the IC becomes active and VREF is enabled and will stay in that condition until VCC falls below 10.2V. (see Figure 12). 1V V(PIN 4) INHIBIT OUTPUTS - + 4V TO LOGIC CIRCUITS 5V VREF POWER DOWN 3.4V V(PIN 12) 24 9V VCC + - INTERNAL BIAS 20 Figure 11a, 11b. ILIMIT and Resulting RCRESET Waveforms During Short Circuit Figure 12. Under-Voltage Lockout and Reference Circuits 70 68 1V 66 SUPPLY CURRENT (mA) 64 62 60 58 56 54 52 50 -75 -25 25 75 125 175 V(PIN 4) 3.4V V(PIN 12) Figure 11c, 11d. ILIMIT and Resulting RCRESET Waveforms During Load Surge TEMPERATURE Figure 13. Supply Current vs. Temperature (C) REV. 1.0.3 6/21/01 9 ML4818 PRODUCT SPECIFICATION Thermal Information The ML4818 is offered in a Power DIP package. This package features improved thermal conduction through the leadframe. Much of the heat is conducted through the center 4 grounded leads. Thermal dissipation can be improved with this package by using copper area on the board to function as a heat sink. Increasing this area can reduce the JA (see figures 14 and 15), increasing the power handling capability of the package. Additional improvement may be obtained by using an external heat sink (available from Staver). Applications The application circuit shown in Figure 16 features the ML4818 in a primary-side controlled voltage mode application with voltage feed-forward. Input voltage is rectified 120VAC (nominal). Feed-forward is provided by the RAMP pin via the resistor connected to the high voltage input. Current is sensed through sense transformer T4. 0.555" 1 2 3 4 5 6 I 7 8 9 I 10 11 12 24 23 22 21 20 19 I 18 17 16 15 14 13 I 50 40 30 20 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2 I : HEAT SINK DIMENSION (INCHES) Figure 14. PC Board Copper Area Used as a Heat Sink Figure 15. JA as a Function of I (see figure 15) 10 REV. 1.0.3 6/21/01 2 x IN5248 10T 4 21 80T T4 T1 45T 20 19 1N5818 18 17 16 1N4148 7.5k, 1/4W T2 1N5818 10T IRF840B 5.1, 1/4W 15 14 13 39 1/4W 5 6 7 8 9 10 11 12 220pF 100k 470pF 1N5818 MBR1535CT SCHOTTKY DIODE 15H + 100F 25V VCC 5.1, 1/4W IRF840B T3 10T 1T 0.33F 630V 4T 4T 2 x IN5248 REV. 1.0.3 6/21/01 82k, 1W +HV + 240k 1/4W 4 x 1N5406, 3A, 600V 5A, 250V FUSE T1 680F, 200V 240k 1/4W J1 120VAC-220VAC JUMPER + AC IN VCC 1F MUR150 4T 100F 25V + 4T 200H MUR150 680F, 200V 330k 1/4W ML4818 0.1F T2 0.01F 1kV 10T 1F 1 24 23 22 2 470pF 3 IRF840B 5.1, 1/4W IRF840B 5.1, 1/4W 10T 1F T3 10T 1N5818 1F + VOUT, 15V, 13A - IC2 1k,1/4W MOC8102 1k POT 510 1/4W PRODUCT SPECIFICATION 120pF 5.1k 1/4W 680pF 1000pF 100k 1/4W 1F 4.3k, 1/4W Figure 16. Offline Full Bridge Converter 1F 240k, 1/4W ML4818 11 ML4818 PRODUCT SPECIFICATION Mechanical Dimensions inches (millimeters) Package: P24N 24-Pin Narrow PDIP 1.240 - 1.260 (31.49 - 32.01) 24 PIN 1 ID 0.240 - 0.270 0.295 - 0.325 (6.09 - 6.86) (7.49 - 8.26) 0.070 MIN (1.77 MIN) (4 PLACES) 1 0.050 - 0.065 (1.27 - 1.65) 0.100 BSC (2.54 BSC) 0.015 MIN (0.38 MIN) 0.170 MAX (4.32 MAX) 0.125 MIN (3.18 MIN) 0.016 - 0.022 (0.40 - 0.56) SEATING PLANE 0 - 15 0.008 - 0.012 (0.20 - 0.31) 12 REV. 1.0.3 6/21/01 ML4818 PRODUCT SPECIFICATION Ordering Information Part Number ML4818CP Temperature Range 0C to 70C Package Power DIP (P24) DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. www.fairchildsemi.com 6/21/01 0.0m 003 Stock#DS30004841 (c) 2001 Fairchild Semiconductor Corporation 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. |
Price & Availability of ML4818 |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |