View RM5261A-300-H_336704.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
RM5261ATM
RM5261ATM Microprocessor with 64-Bit System Bus
Data Sheet
Proprietary and Confidential Preliminary Issue 2, September 2001
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
Legal Information
Copyright
(c) 2001 PMC-Sierra, Inc. The information is proprietary and confidential to PMC-Sierra, Inc., and for its customers' internal use. In any event, you cannot reproduce any part of this document, in any form, without the express written consent of PMC-Sierra, Inc. PMC-2002240 (P2)
Disclaimer
None of the information contained in this document constitutes an express or implied warranty by PMCSierra, Inc. as to the sufficiency, fitness or suitability for a particular purpose of any such information or the fitness, or suitability for a particular purpose, merchantability, performance, compatibility with other parts or systems, of any of the products of PMC-Sierra, Inc., or any portion thereof, referred to in this document. PMC-Sierra, Inc. expressly disclaims all representations and warranties of any kind regarding the contents or use of the information, including, but not limited to, express and implied warranties of accuracy, completeness, merchantability, fitness for a particular use, or non-infringement. In no event will PMC-Sierra, Inc. be liable for any direct, indirect, special, incidental or consequential damages, including, but not limited to, lost profits, lost business or lost data resulting from any use of or reliance upon the information, whether or not PMC-Sierra, Inc. has been advised of the possibility of such damage.
Trademarks
RM5261A is a trademark of PMC-Sierra, Inc.
Contacting PMC-Sierra
PMC-Sierra, Inc. 105-8555 Baxter Place Burnaby, BC Canada V5A 4V7 Tel: (604) 415-6000 Fax: (604) 415-6200 Document Information: document@pmc-sierra.com Corporate Information: info@pmc-sierra.com Technical Support: apps@pmc-sierra.com Web Site: http://www.pmc-sierra.com
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
2
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
Revision History
Issue No.
2
Issue Date
Details of Change
September 2001 Added 1.8 V to the feature: 1.65 V or 1.8 V core with 3.3 V or 2.5 V I/O (p9). Changed recommended operating conditions VccInt to 1.57 V to 1.85 V and VccP to 1.57 V to 1.85 V. Added VssP commercial and industrial values. Modified Note 4. Added reference to VccInt to Power Consumption table. Changed standby modes to 350. Changed maximum worst case instruction mix to 1250. Modified Note 1. Modified SysClock Frequency and SysClock Period values in the Clock Parameters table.
1
March 2001
Applied PMC-Sierra template to existing MPD (QED) FrameMaker document. Revised features list, Absolute Maximum Ratings table, Recommended Operating Conditions table, DC Electrical Characteristics table, Power Consumption table, Clock Parameters table and the System Interface Parameters table.
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
3
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
Document Conventions
The following conventions are used in this datasheet: * * * All signal, pin, and bus names described in the text, such as ExtRqst*, are in boldface typeface. All bit and field names described in the text, such as Interrupt Mask, are in an italic-bold typeface. All instruction names, such as MFHI, are in san serif typeface.
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
4
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
Table of Contents
Legal Information ...........................................................................................................................2 Revision History .............................................................................................................................3 Document Conventions .................................................................................................................4 Table of Contents ..........................................................................................................................5 List of Figures ................................................................................................................................7 List of Tables ................................................................................................................................. 8 1 2 3 Features .................................................................................................................................. 9 Block Diagram .......................................................................................................................10 Hardware Overview ...............................................................................................................11 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9 Superscalar Dispatch ...................................................................................................11 CPU Registers .............................................................................................................11 Integer Unit ..................................................................................................................11 Pipeline ........................................................................................................................12 Register File .................................................................................................................12 ALU ..............................................................................................................................12 Integer Multiply/Divide ..................................................................................................12 Floating-Point Co-Processor ........................................................................................13 Floating-Point Unit .......................................................................................................13
3.10 Floating-Point General Register File ............................................................................15 3.11 System Control Co-processor (CP0) ............................................................................16 3.12 System Control Co-Processor Registers .....................................................................16 3.13 Virtual to Physical Address Mapping ............................................................................17 3.14 Joint TLB ......................................................................................................................18 3.15 Instruction TLB .............................................................................................................18 3.16 Data TLB ......................................................................................................................19 3.17 Cache Memory .............................................................................................................19 3.18 Instruction Cache .........................................................................................................19 3.19 Data Cache ..................................................................................................................19 3.20 Write buffer ..................................................................................................................21 3.21 System Interface ..........................................................................................................21 3.22 System Address/Data Bus ...........................................................................................22 3.23 System Command Bus ................................................................................................22 3.24 Handshake Signals ......................................................................................................22 3.25 Non-overlapping System Interface ...............................................................................23 3.26 Enhanced Write Modes ................................................................................................24 3.27 External Requests ........................................................................................................24 3.28 Interrupt Handling ........................................................................................................25 3.29 Standby Mode ..............................................................................................................25 3.30 JTAG Interface .............................................................................................................25
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-202240, Issue 2 5
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
3.31 Boot-Time Options .......................................................................................................25 3.32 Boot-Time Modes .........................................................................................................26 4 5 6 7 8 9 Pin Descriptions ....................................................................................................................27 Absolute Maximum Ratings ..................................................................................................30 Recommended Operating Conditions ...................................................................................31 DC Electrical Characteristics .................................................................................................32 Power Consumption ..............................................................................................................33 AC Electrical Characteristics .................................................................................................34 9.1 9.2 9.3 9.4 Capacitive Load Deration .............................................................................................34 Clock Parameters ........................................................................................................34 System Interface Parameters .......................................................................................35 Boot-Time Interface Parameters ..................................................................................35
10 Timing Diagrams ...................................................................................................................36 10.1 System Interface Timing ..............................................................................................36 11 Packaging Information ..........................................................................................................37 12 RM5261A 208 QFP Package Numerical Pinout ...................................................................38 13 RM5261A 208 QFP Package Alphabetical Pinout ................................................................40 14 Ordering Information .............................................................................................................42
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-202240, Issue 2
6
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
List of Figures
Figure 1 Block Diagram .............................................................................................................10 Figure 2 CPU Registers .............................................................................................................11 Figure 3 Pipeline ........................................................................................................................12 Figure 4 CP0 Registers .............................................................................................................16 Figure 5 Kernel Mode Virtual Addressing (32-bit) .....................................................................17 Figure 6 Typical Embedded System Block Diagram ................................................................22 Figure 7 Processor Block Read .................................................................................................23 Figure 8 Processor Block Write .................................................................................................24 Figure 9 Clock Timing ................................................................................................................36 Figure 10 Input Timing ...............................................................................................................36 Figure 11 Output Timing ............................................................................................................36
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
7
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
List of Tables
Table 1 Integer Multiply/Divide Operations ................................................................................13 Table 2 Floating-Point Instruction Cycles ..................................................................................15 Table 3 Cache Attributes ...........................................................................................................21 Table 4 Boot-Time Mode Bit Stream .........................................................................................26 Table 5 System Interface ...........................................................................................................27 Table 6 Clock/Control Interface .................................................................................................28 Table 7 Interrupt Interface .........................................................................................................28 Table 8 JTAG Interface .............................................................................................................28 Table 9 Initialization Interface ....................................................................................................29 Table 10 Power Supply .............................................................................................................29
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
8
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
1
Features
* Dual Issue superscalar microprocessor * 250, 300, and 350 MHz operating frequencies * Up to 420 Dhrystone 2.1 MIPS High-performance system interface * 64-bit multiplexed system address/data bus for optimum price/performance * High-performance write protocols maximize uncached write bandwidth * Processor clock multipliers 2, 2.5, 3, 3.5, 4, 4.5, 5, 6, 7, 8, 9 * IEEE 1149.1 JTAG boundary scan Integrated on-chip caches * 32 KB instruction and 32 KB data -- 2 way set associative * Per set locking * Virtually indexed, physically tagged * Write-back and write-through on a per page basis * Pipeline restart on first doubleword for data cache misses Integrated memory management unit * Fully associative joint TLB (shared by I and D translations) * 48 dual entries map 96 pages * Variable page size (4 KB to 16 MB in 4x increments) High-performance floating-point unit: up to 700 MFLOPS * Single cycle repeat rate for common single-precision operations and some double-precision operations * Two cycle repeat rate for double-precision multiply and double precision combined multiply-add operations * Single cycle repeat rate for single-precision combined multiply-add operation MIPS IV instruction set * Floating point multiply-add instruction increases performance in signal processing and graphics applications * Conditional moves to reduce branch frequency * Index address modes (register + register) Embedded application enhancements * Specialized DSP integer Multiply-Accumulate instructions and 3-operand multiply instruction * I and D cache locking by set * Optional dedicated exception vector for interrupts Fully static 0.18 micron CMOS design with power down logic * Standby reduced power mode with WAIT instruction * 1.65 V or 1.8 V core with 3.3 V or 2.5 V I/O 208-pin QFP package
*
*
*
*
*
*
*
*
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
9
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
2
Block Diagram
Figure 1 Block Diagram
DTag DTLB ITag ITLB Primary Instruction Cache 2-way Set Associative
A/D Bus Pad Bus
Primary Data Cache 2-way Set Associative
Store Buffer Write Buffer Read Buffer
Pad Buffer Address Buffer
Instruction Dispatch Unit FP Instruction Register
FP Bus Integer Bus
Integer Instruction Register
D Bus
Floating-Point Control
Floating-Point Load/Align Floating-Point Register File Packer/Unpacker
Joint TLB
DVA
Load Aligner
Integer Control
Coprocessor 0 System/Memory Control PC Incrementer
FA Bus
Integer Register File Integer Address/Adder
IVA
Shifter/Store Aligner Logic Unit
Floating-Point MultAdd, Add, Sub, Cvt, Div, Sqrt
Branch PC Adder ITLB Virtual Program Counter DTLB Virtual PLL/Clocks Int Mult, Div, Madd
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
10
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
3
Hardware Overview
The RM5261A offers a high-level of integration targeted at high-performance embedded applications. The key elements of the RM5261A are briefly described below.
3.1
Superscalar Dispatch
The RM5261A has an asymmetric superscalar dispatch unit which allows it to issue an integer instruction and a floating-point computation instruction simultaneously. Integer instructions include alu, branch, load/store, and floating-point load/store, while floating-point computation instructions include floating-point add, subtract, combined multiply-add, and convert. In combination with its high-throughput fully pipelined floating-point execution unit, the superscalar capability of the RM5261A provides unparalleled price/performance in computationally intensive embedded applications.
3.2
CPU Registers
The RM5261A CPU contains 32 general purpose registers, two special purpose registers for integer multiplication and division, a program counter, and no condition code bits. Figure 2 shows the user visible state.
Figure 2 CPU Registers General Purpose Registers
63 0 r1 r2 * * * * r29 r30 r31 0
Multiply/Divide Registers
63 HI 63 LO 0 0
Program Counter
63 PC 0
3.3
Integer Unit
The RM5261A implements the MIPS IV Instruction Set Architecture and is therefore fully upward compatible with applications that run on processors implementing the earlier generation MIPS IIII instruction sets. Additionally, the RM5261A includes two implementation specific instructions not found in the baseline MIPS IV ISA but that are useful in the embedded market place. These instructions are integer multiply-accumulate (MAD) and 3-operand integer multiply (MUL). The RM5261A integer unit includes thirty-two general purpose 64-bit registers, a load/store architecture with single cycle ALU operations (add, sub, logical, shift) and an autonomous multiply/divide unit. Additional register resources include: the HI/LO result registers for the twooperand integer multiply/divide operations, and the program counter (PC).
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
11
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
3.4
Pipeline
For integer operations, loads, stores, and other non-floating-point operations, the RM5261A implements a 5-stage integer pipeline. In addition to the integer pipeline, the RM5261A implements an extended 7-stage pipeline for floating-point operations. The RM5261A multiplies the input SysClock by 2, 2.5, 3, 3.5, 4, 4.5, 5, 6, 7, 8, or 9 to produce the pipeline clock. Figure 3 shows the RM5261A integer pipeline. As illustrated in the figure, up to five integer instructions can be executing simultaneously.
Figure 3 Pipeline
I0 I1 I2 I3 I4 1I 2I 1R 1I 2R 2I 1A 1R 1I 2A 2R 2I 1D 1A 1R 1I 2D 2A 2R 2I 1W 1D 1A 1R 1I 2W 2D 2A 2R 2I 1W 1D 1A 1R 2W 2D 2A 2R 1W 1D 1A 2W 2D 2A 1W 1D 2W 2D 1W 2W
one cycle 1I-1R: Instruction cache access 2I: Instruction virtual to physical address translation 2R: Register file read, Bypass calculation, Instruction decode, Branch address calculation 1A: Issue or slip decision, Branch decision 1A: Data virtual address calculation 1A-2A: Integer add, logical, shift 2A: Store Align 2A-2D: Data cache access and load align 1D: Data virtual to physical address translation 2W: Register file write
3.5
Register File
The RM5261A has thirty-two general purpose registers with register location 0 (r0) hard-wired to a zero value. These registers are used for scalar integer operations and address calculation. The register file has two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.
3.6
ALU
The RM5261A ALU consists of an integer adder/subtractor, a logic unit, and a shifter. The adder performs address calculations in addition to arithmetic operations. The logic unit performs all logical and zero shift data moves. The shifter performs shifts and store alignment operations. Each of these units is optimized to perform all operations in a single processor cycle.
3.7
Integer Multiply/Divide
The RM5261A has a dedicated integer multiply/divide unit optimized for high-speed multiply and multiply-accumulate operations. Table 1 shows the performance of the multiply/divide unit on each operation.
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
12
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
Table 1 Integer Multiply/Divide Operations Opcode
MULT/U, MAD/U MUL DMULT, DMULTU DIV, DIVD DDIV, DDIVU
Operand Size
16 bit 32 bit 16 bit 32 bit any any any
Repeat Latency Rate
3 4 3 4 7 36 68 2 3 2 3 6 36 68
Stall Cycles
0 0 1 2 0 0 0
The baseline MIPS IV ISA specifies that the results of a multiply or divide operation be placed in the Hi and Lo registers. These values can then be transferred to the general purpose register file using the Move-from-Hi and Move-from-Lo (MFHI/MFLO) instructions. In addition to the baseline MIPS IV integer multiply instructions, the RM5261A also implements the 3-operand multiply instruction, MUL. This instruction specifies that the multiply result go directly to the integer register file rather than the Lo register. The portion of the multiply that would have normally gone into the Hi register is discarded. For applications where it is known that the upper half of the multiply result is not required, using the MUL instruction eliminates the necessity of executing an explicit MFLO instruction. The multiply-add instructions, MAD and MADU, multiply two operands and add the resulting product to the current contents of the Hi and Lo registers. The multiply-accumulate operation is the core primitive of almost all signal processing algorithms, allowing the RM5261A to eliminate the need for a separate DSP engine in many embedded applications.
3.8
Floating-Point Co-Processor
The RM5261A incorporates a high-performance fully pipelined floating-point co-processor which includes a floating-point register file and autonomous execution units for multiply/add/convert and divide/square root. The floating-point coprocessor is a tightly coupled execution unit, decoding and executing instructions in parallel with, and in the case of floating-point loads and stores, in cooperation with the integer unit. The superscalar capabilities of the RM5261A allow floatingpoint computation instructions to issue concurrently with integer instructions.
3.9
Floating-Point Unit
The RM5261A floating-point execution unit supports single and double precision arithmetic, as specified in the IEEE Standard 754. The execution unit is broken into a separate divide/square root unit and a pipelined multiply/add unit. Overlap of the divide/square root and multiply/add operations is supported. The RM5261A maintains fully precise floating-point exceptions while allowing both overlapped and pipelined operations. Precise exceptions are extremely important in object-oriented programming environments and highly desirable for debugging in any environment.
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
13
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
Floating-point operations include: * * * * * * * * * * * add subtract multiply divide square root reciprocal reciprocal square root conditional moves conversion between fixed-point and floating-point format conversion between floating-point formats floating-point compare
Table 2 gives the latencies of the floating-point instructions in internal processor cycles.
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
14
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
Table 2 Floating-Point Instruction Cycles Operation
fadd fsub fmult fmadd fmsub fdiv fsqrt frecip frsqrt fcvt.s.d fcvt.s.w fcvt.s.l fcvt.d.s fcvt.d.w fcvt.d.l fcvt.w.s fcvt.w.d fcvt.l.s fcvt.l.d fcmp fmov fmovc fabs fneg Note 1. Numbers are represented as single/double precision format.
Latency
4 4 4/5 4/5 4/5 21/36 21/36 21/36 38/68 4 6 6 4 4 4 4 4 4 4 1 1 1 1 1
Repeat Rate
1 1 1/2 1/2 1/2 19/34 19/34 19/34 36/66 1 3 3 1 1 1 1 1 1 1 1 1 1 1 1
3.10 Floating-Point General Register File
The floating-point general register file (FGR) is made up of thirty-two 64-bit registers. With the floating-point load and store double instructions (LDC1 and SDC1) the floating-point unit can take advantage of the 64-bit wide data cache and issue a floating-point coprocessor load or store doubleword instruction in every cycle. The floating-point control register space contains two registers; one for determining configuration and revision information for the coprocessor, and one for control and status information. These are primarily used for diagnostic software, exception handling, state saving and restoring, and control of rounding modes. To support superscalar operation, the FGR has four read ports and two write ports, and is fully bypassed to minimize operation latency in the pipeline. Three of the read ports and one write port are used to support the combined multiply-add instruction while the fourth read and second write port allows a concurrent floating-point load or store.
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
15
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
3.11 System Control Co-processor (CP0)
The system control coprocessor, also called coprocessor 0 or CP0 in the MIPS architecture, is responsible for the virtual memory sub-system, the exception control system, and the diagnostics capability of the processor. In the MIPS architecture, the system control co-processor (and thus the kernel software) is implementation dependent. The memory management unit controls the virtual memory system page mapping. It consists of an instruction address translation buffer, ITLB, a data address translation buffer, DTLB, a Joint instruction and data address translation buffer, JTLB, and co-processor registers used by the virtual memory mapping sub-system.
3.12 System Control Co-Processor Registers
The RM5261A incorporates all system control co-processor (CP0) registers on-chip. These registers provide the path through which the virtual memory system's page mapping is examined and modified, exceptions are handled, and operating modes are controlled (kernel vs. user mode, interrupts enabled or disabled, cache features). In addition, the RM5261A includes registers to implement a real-time cycle counting facility to aid in cache diagnostic testing and to assist in data error detection. Figure 4 shows the CP0 registers.
Figure 4 CP0 Registers
PageMask 5* EntryHi 10* 47 EntryLo0 2* EntryLo1 3* Context 4* Count 9* Status 12* Index 0* TLB Random 1* Wired 6* (entries protected from TLBWR) 0 LLAddr 17* TagLo 28* TagHi 29* PRId 15* Config 16* ECC 26* XContext 20* CacheErr 27* ErrorEPC 30* EPC 14* BadVAddr 8* Compare 11* Cause 13*
* Register number
Used for memory management
Used for exception processing
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
16
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
3.13 Virtual to Physical Address Mapping
The RM5261A provides three modes of virtual addressing: * * * user mode kernel mode supervisor mode
This mechanism allows system software to provide a secure environment for user processes. Bits in the CP0 register Status determine which virtual addressing mode is used. In the user mode, the RM5261A provides a single, uniform virtual address space of 1 TB (2 GB in 32-bit mode). When operating in the kernel mode, four distinct virtual address spaces, totalling over 2.5 TB (4 GB in 32-bit mode), are simultaneously available and are differentiated by the high-order bits of the virtual address. The RM5261A processors also support a supervisor mode in which the virtual address space over 2 TB (2.5 GB in 32-bit mode), divided into three regions based on the high-order bits of the virtual address. When the RM5261A is configured as a 64-bit microprocessor, the virtual address space layout is an upward compatible extension of the 32-bit virtual address space layout. Figure 5 shows the address space layout for 32-bit operation
Figure 5 Kernel Mode Virtual Addressing (32-bit)
0xFFFFFFFF Kernel virtual address space (kseg3) 0xE0000000 Mapped, 0.5GB 0xDFFFFFFF Supervisor virtual address space (ksseg) 0xC0000000 Mapped, 0.5GB 0xBFFFFFFF Uncached kernel physical address space (kseg1) 0xA0000000 Unmapped, 0.5GB 0x9FFFFFFF Cached kernel physical address space (kseg0) 0x80000000 Unmapped, 0.5GB 0x7FFFFFFF User virtual address space (kuseg) Mapped, 2.0GB
0x00000000
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
17
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
3.14 Joint TLB
For fast virtual-to-physical address translation, the RM5261A uses a large, fully associative TLB that maps 96 virtual pages to their corresponding physical addresses. As indicated by its name, the joint TLB (JTLB) is used for both instruction and data translations. The JTLB is organized as 48 pairs of even-odd entries, and maps a virtual address and address space identifier into the large, 64 GB physical address space. Two mechanisms are provided to assist in controlling the amount of mapped space and the replacement characteristics of various memory regions. First, the page size can be configured, on a per-entry basis, to use page sizes in the range of 4 KB to 16 MB (in multiples of 4). The CP0 Page Mask register is loaded with the desired page size of a mapping, and that size is stored into the TLB along with the virtual address when a new entry is written. Thus, operating systems can create special purpose maps; for example, an entire frame buffer can be memory mapped using only one TLB entry. The second mechanism controls the replacement algorithm when a TLB miss occurs. The RM5261A provides a random replacement algorithm to select a TLB entry to be written with a new mapping; however, the processor also provides a mechanism whereby a system specific number of mappings can be locked into the TLB, thereby avoiding random replacement. This mechanism uses the Wired register and allows the operating system to guarantee that certain pages are always mapped for performance reasons and for deadlock avoidance. This mechanism also facilitates the design of real-time systems by allowing deterministic access to critical software. The JTLB also contains information that controls the cache coherency protocol for each page. Specifically, each page has attribute bits to determine whether the coherency algorithm is one of the following: * * * * * * * uncached non-coherent write-back non-coherent write-through with write-allocate non-coherent write-through without write-allocate sharable exclusive update
The non-coherent protocols are used for both code and data on the RM5261A, with data using write-back or write-through depending on the application. The coherency attributes generate coherent transaction types on the system interface. However, in the RM5261A cache coherency is not supported. Hence the coherency attributes should never be used.
3.15 Instruction TLB
The RM5261A implements a 2-entry instruction TLB (ITLB) to minimize contention for the JTLB, eliminate the timing critical path of translating through a large associative array, and save power. Each ITLB entry maps a 4 KB page. The ITLB improves performance by allowing instruction address translation to occur in parallel with data address translation. When a miss
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
18
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
occurs on an instruction address translation by the ITLB, the least-recently used ITLB entry is filled from the JTLB. The operation of the ITLB is completely transparent to the user.
3.16 Data TLB
The RM5261A implements a 4-entry data TLB (DTLB) for the same reasons cited above for the ITLB. Each DTLB entry maps a 4 KB page. The DTLB improves performance by allowing data address translation to occur in parallel with instruction address translation. When a miss occurs on a data address translation by the DTLB, the DTLB is filled from the JTLB. The DTLB refill is pseudo-LRU: the least recently used entry of the least recently used pair of entries is filled. The operation of the DTLB is completely transparent to the user.
3.17 Cache Memory
The RM5261A incorporates on-chip instruction and data caches that can be accessed in a single processor cycle. Each cache has its own 64-bit data path and both caches can be accessed simultaneously. The cache subsystem provides the integer and floating-point units with an aggregate bandwidth of 3.2 GB per second at an internal clock frequency of 200 MHz.
3.18 Instruction Cache
The RM5261A incorporates a two-way set associative on-chip instruction cache. This virtually indexed, physically tagged cache is 32 KB in size and is protected with word parity. Since the cache is virtually indexed, the virtual-to-physical address translation occurs in parallel with the cache access, further increasing performance by allowing these two operations to occur simultaneously. The cache tag contains a 24-bit physical address, a valid bit, and a single parity bit. The instruction cache is 64-bits wide and can be accessed each processor cycle. Accessing 64 bits per cycle allows the instruction cache to supply two instructions per cycle to the superscalar dispatch unit. For typical code sequences where a floating-point load or store and a floating-point computation instruction are being issued together in a loop, the entire bandwidth available from the instruction cache is consumed. Cache miss refill writes 64 bits per cycle to minimize the cache miss penalty. The line size is eight instructions (32 bytes) to maximize the performance of communication between the processor and the memory system. The RM5261A supports cache locking. The contents of set A of the cache can be locked by setting a bit in the coprocessor 0 Status register. Locking the set prevents its contents from being overwritten by a subsequent cache miss. Refills occur only into set B. This mechanism allows the programmer to lock critical code into the cache, thereby guaranteeing deterministic behavior for the locked code sequence.
3.19 Data Cache
For fast, single cycle data access, the RM5261A includes a 32 KB on-chip data cache that is twoway set associative with a fixed 32-byte (eight words) line size. The data cache is protected with byte parity and its tag is protected with a single parity bit. It is virtually indexed and physically tagged to allow simultaneous address translation and data cache access.
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
19
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
Cache protocols supported for the data cache are: 1. Uncached Data loads and instruction fetches from uncached memory space are brought in from the main memory to the register file and the execution unit, respectfully. The caches are not accessed. Data stores to uncached memory space go directly to the main memory without updating the data cache. 2. Write-back Loads and instruction fetches first search the cache, reading main memory only if the desired data is not cache resident. On data store operations, the cache is first searched to determine if the target address is cache resident. If it is resident, the cache contents are updated, and the cache line is marked for later write-back. If the cache lookup misses, the target cache line is first brought into the cache and then the write is performed as above. 3. Write-through with write allocate Loads and instruction fetches first search the cache, reading main memory only if the desired data is not cache resident. On data store operations, the cache is first searched to determine if the target address is cache resident. If it is resident, the cache contents are updated and main memory is written, leaving the write-back bit of the cache line unchanged. If the cache lookup misses, the target line is first brought into the cache and then the write is performed as above. 4. Write-through without write allocate Loads and instruction fetches first search the cache, reading main memory only if the desired data is not cache resident. On data store operations, the cache is first searched to determine if the target address is cache resident. If it is resident, the cache contents are updated and main memory is written, leaving the write-back bit of the cache line unchanged. If the cache lookup misses, then only main memory is written. The most commonly used write policy is write-back, where a store to a cache line does not immediately cause main memory to be updated. This increases system performance by reducing bus traffic and eliminating the bottleneck of waiting for each store operation to finish before issuing a subsequent memory operation. Software can, however, select write-through on a perpage basis when appropriate, such as for frame buffers. Associated with the data cache is the store buffer. When the RM5261A executes a store instruction, this single-entry buffer gets written with the store data while the tag comparison is performed. If the tag matches, then the data is written into the data cache in the next cycle that the data cache is not accessed (the next non-load cycle). The store buffer allows the RM5261A to execute a store every processor cycle and to perform back-to-back stores without penalty. In the event of a store immediately followed by a load to the same address, a combined merge and cache write occurs such that no penalty is incurred. The RM5261A cache attributes for both the instruction and data caches are summarized in Table 3.
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
20
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
Table 3 Cache Attributes Characteristics
Size Organization Line size Index Tag Write policy Read order Write order miss restart after transfer of Parity Cache locking
Instruction
32KB 2-way set associative 32B vAddr11..0 pAddr31..12 n.a. sub-block sequential entire line per-word set A
Data
32KB 2-way set associative 32B vAddr11..0 pAddr31..12 write-back/write-through sub-block sequential first double per-byte set A
3.20 Write buffer
Writes to external memory, whether cache miss write-backs or stores to uncached or write-through addresses, use the on-chip write buffer. The write buffer holds up to four 64-bit address and data pairs. The entire buffer is used for a data cache write-back and allows the processor to proceed in parallel with the memory update. For uncached and write-through stores, the write buffer significantly increases performance by decoupling the SysAD bus transfers from the instruction execution stream.
3.21 System Interface
The system interface consists of a 64-bit Address/Data bus with 8 parity check bits and a 9-bit command bus. In addition, there are 6 handshake signals and 6 interrupt inputs. The interface is capable of transferring data between the processor and memory at a peak rate of 800MB/sec with a 100MHz SysClock. Figure 6 shows a typical embedded system using the RM5261A. In this example, a bank of DRAMs and a memory controller ASIC share the processor's SysAD bus while the memory controller provides separate ports to a boot ROM and an I/O system.
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
21
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
Figure 6
Typical Embedded System Block Diagram
Control DRAM Address Flash/ Boot Rom
8
72
x
x
Latch
RM5261A
72 23
Memory I/O Controller
PCI Bus
3.22 System Address/Data Bus
The 64-bit System Address Data (SysAD) bus is used to transfer addresses and data between the RM5261A and the rest of the system. It is protected with an 8-bit parity check bus (SysADC). The system interface is configurable to allow easy interfacing to memory and I/O systems of varying frequencies. The Block Write data rate, Non-block Write protocol, and the Output Drive strength are programmable at Boot time via the Mode Control bits. The rate at which the processor receives data is also fully controlled by the external device.
3.23 System Command Bus
The RM5261A interface has a 9-bit System Command (SysCmd) bus. The command bus indicates whether the SysAD bus carries address or data information on a per-clock basis. If the SysAD carries address, the SysCmd bus indicates what type of transaction is to take place (for example, a read or write). If the SysAD carries data, the SysCmd bus provides information about the data (for example, this is the last data word transmitted, or the data contains an error). The SysCmd bus is bidirectional to support both processor requests and external requests to the RM5261A. Processor requests are initiated by the RM5261A and responded to by an external device. External requests are issued by an external device and require the RM5261A to respond. The RM5261A supports one- to eight-byte transfers as well as block transfers on the SysAD bus. In the case of a sub-double word transfer, the three low-order address bits give the byte address of the transfer, and the SysCmd bus indicates the number of bytes being transferred.
3.24 Handshake Signals
There are six handshake signals on the system interface. Two of these, RdRdy* and WrRdy*, are used by an external device to indicate to the RM5261A whether it can accept a new read or write transaction. The RM5261A samples these signals before deasserting the address on read and write requests.
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
22
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
ExtRqst* and Release* are used to transfer control of the SysAD and SysCmd buses from the processor to an external device. When an external device needs to control the interface, it asserts ExtRqst*. The RM5261A responds by asserting Release* to release the system interface to slave state. ValidOut* and ValidIn* are used by the RM5261A and the external device respectively to indicate that there is a valid address, a command, or data on the SysAD and SysCmd buses. The RM5261A asserts ValidOut* when it is driving these buses with a valid address, a command, or data, and the external device drives ValidIn* when it has control of the buses and is driving a valid address, a command, or data.
3.25 Non-overlapping System Interface
The RM5261A implements a non-overlapping system interface, meaning that only one processor request may be outstanding at a time and that the request must be serviced by an external device before the RM5261A issues another request. The RM5261A can issue read and write requests to an external device, whereas an external device can issue null and write requests to the RM5261A. For processor reads the RM5261A asserts ValidOut* and simultaneously drives the address and read command on the SysAD and SysCmd buses respectively. If the system interface has RdRdy* asserted, then the processor tristates its drivers and releases the system interface to the slave state by asserting Release*. The external device can then begin sending data to the RM5261A. Figure 7 shows a processor block read request and the external agent read response. The read latency is 4 cycles (ValidOut* to ValidIn*), and the response data pattern is DDDD, indicating that data can be transferred on every clock with no wait states in-between.
Figure 7 Processor Block Read
SysClock
SysAD SysCmd ValidOut* ValidIn*
Addr Read
Data0 NData
Data1 NData
Data2 NData
Data3 NEOD
RdRdy* WrRdy*
Release*
Figure 8 shows a processor block write using write response pattern DDDD, or code 0, of the boottime mode select options.
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
23
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
Figure 8
SysClock
Processor Block Write
SysAD SysCmd
Addr Write
Data0 NData
Data1 NData
Data2 NData
Data3 NEOD
ValidOut* ValidIn*
RdRdy* WrRdy* Release*
3.26 Enhanced Write Modes
The RM5261A implements two enhancements to the original R4000 write mechanism: Write Reissue and Pipeline Writes. The original R4000 allowed a write address cycle on the SysAD bus only once every four SysClock cycles. Hence for a non-block write, this meant that two out of every four cycles were wait states. Pipelined write mode eliminates these two wait states by allowing the processor to drive a new write address onto the bus immediately after the previous write data cycle. This allows for higher SysAD bus utilization. However, at high bus frequencies the processor may drive a subsequent write onto the bus prior to the time the external agent deasserts WrRdy*, indicating that it can not accept another write cycle. This can cause the write cycle to be missed. Write reissue mode is an enhancement to pipelined write mode and allows the processor to reissue missed write cycles. If WrRdy* is deasserted during the issue phase of a write operation, the cycle is aborted by the processor and reissued at a later time. In write reissue mode, a write rate of one write every two bus cycles can be achieved. Pipelined writes have the same two bus cycle write repeat rate, but can issue one additional write following the deassertion of WrRdy*.
3.27 External Requests
The External Request pin, ExtRqst*, is asserted by the external agent when it requires mastership of the system interface, either to perform an independent transfer or to write to the interrupt register within the RM5261A. An independent transfer is a data transfer between two external agents or between an external agent and memory or peripheral on the system interface. Following the asserting of the ExtRqst*, the RM5261A tri-states its drivers allowing the external agent to use the system interface buses to complete an independent transfer. The external agent is responsible for returning mastership of the system interface to the RM5261A when it has completed the independent transfer and does so by executing an External Null cycle.
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
24
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
3.28 Interrupt Handling
The RM5261A supports a dedicated interrupt vector. When enabled by the real time executive (by setting a bit in the Cause register), interrupts vector to a specific address that is not shared with any of the other exception types. This capability eliminates the need to go through the normal software routine for exception decode and dispatch, thereby lowering interrupt latency.
3.29 Standby Mode
The RM5261A provides a means to reduce the amount of power consumed by the internal core when the CPU is not performing any useful operations. This state is known as Standby Mode. Executing the WAIT instruction enables interrupts and causes the processor to enter Standby Mode. If the SysAD bus is idle when the wait instruction completes the W pipe stage, the internal processor clock stops and the pipeline is suspended. The phase lock loop, or PLL, internal timer/ counter, and the "wake up" input pins: Int[5:0]*, NMI*, ExtReq*, Reset*, and ColdReset* continue to operate in their normal fashion. If the SysAD bus is not idle when the WAIT instruction completes the W pipe-stage, then the WAIT is treated as a NOP until the bus operation is completed. Once the processor is in Standby, any interrupt, including the internally generated timer interrupt, causes the processor to exit Standby mode and resume operation where it left off. The WAIT instruction is typically inserted in the idle loop of the operating system or real time executive.
3.30 JTAG Interface
The RM5261A interface supports JTAG Test Access Port (TAP) boundary scan in conformance with the IEEE 1149.1 specification. The JTAG interface is especially helpful for checking the integrity of the processors pin connections.
3.31 Boot-Time Options
Fundamental operational modes for the processor are initialized by the boot-time mode control interface. This serial interface operates at a very low frequency (SysClock divided by 256). The low frequency operation allows the initialization information to be kept in a low cost EPROM or system interface ASIC. Immediately after the VccOK signal is asserted, the processor reads a serial bit stream of 256 bits to initialize all the fundamental operational modes. ModeClock runs continuously from the assertion of VccOK.
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
25
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
3.32 Boot-Time Modes
The boot-time serial mode stream is defined in Table 4. Bit 0 is the bit presented to the processor as the first bit in the stream when VccOK is asserted. Bit 255 is the last bit transferred.
Table 4 Boot-Time Mode Bit Stream Mode bit Description
0 4:1 reserved (must be zero) Write-back data rate
0: DDDD 1: DDxDDx 2: DDxxDDxx 3: DxDxDxDx 4: DDxxxDDxxx 5: DDxxxxDDxxxx 6: DxxDxxDxxDxx 7: DDxxxxxxDDxxxxxx 8: DxxxDxxxDxxxDxxx 9-15 reserved
Mode bit Description
15 17:16 Reserved: Must be zero System configuration identifiers software visible in Config[21..20] register
7:5
Pclock to SysClock Multiplier Mode Bits 7:5 Mode Bit 20=0
000 001 010 011 100 101 110 111 Multiply by 2 Multiply by 3 Multiply by 4 Multiply by 5 Multiply by 6 Multiply by 7 Multiply by 8 Multiply by 9
19:18 Mode Bit 20=1
Reserved: Must be zero
n/a n/a n/a Multiply by 2.5 n/a Multiply by 3.5 n/a Multiply by 4.5
8
Specifies byte ordering. Logically ORed with BigEndian input signal.
0: Little endian 1: Big endian
20
Select Pclock to SysClock Multiply Mode
0: Integer Multipliers 1: Half-Integer Multipliers
10:9
Non-Block Write Protocol
00: R4000 compatible 01: reserved 10: pipelined 11: write re-issue
21
External Bus Width
0: 64-bit 1: 32-bit
11
Timer Interrupt Enable/Disable
0: Enable the timer interrupt on Int5* 1: Disable the timer interrupt on Int5*
22
VccIO Setting
0: VccIO = 3.3V 1: VccIO = 2.5V
12 14:13
Reserved: Must be zero Output driver strength - 100% = fastest
00: 67% strength 01: 50% strength 10: 100% strength 11: 83% strength
255:23 Reserved: Must be zero
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
26
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
4
Pin Descriptions
The following is a list of interface, interrupt, and miscellaneous pins available on the RM5261A.
Table 5 System Interface Pin Name
ExtRqst* Release*
Type
Input Output
Description
External Request Signals that the system interface is submitting an external request. Release Interface Signals that the processor is releasing the system interface to slave state. Read Ready Signals that an external agent can now accept a processor read. Write Ready Signals that an external agent can now accept a processor write request. Valid Input Signals that an external agent is now driving a valid address or data on the SysAD bus and a valid command or data identifier on the SysCmd bus. Valid Output Signals that the processor is now driving a valid address or data on the SysAD bus and a valid command or data identifier on the SysCmd bus. System Address/Data bus A 64-bit address and data bus for communication between the processor and an external agent. System Address/Data check bus An 8-bit bus containing parity check bits for the SysAD bus during data cycles. System Command/Data identifier bus A 9-bit bus for command and data identifier transmission between the processor and an external agent. Reserved for system Command/Data identifier bus parity For the RM5261A, unused on input and zero on output.
RdRdy* WrRdy*
Input Input
ValidIn*
Input
ValidOut*
Output
SysAD[63:0]
Input/Output
SysADC[7:0]
Input/Output
SysCmd[8:0]
Input/Output
SysCmdP
Input/Output
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
27
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
Table 6 Clock/Control Interface Pin Name
SysClock
Type
Input
Description
System Clock Master clock input used as the system interface reference clock. All output timings are relative to this input clock. Pipeline operation frequency is derived by multiplying this clock up by the factor selected during boot initialization. Quiet Vcc for PLL Quiet Vcc for the internal phase locked loop. Must be connected to VccInt through a filter circuit. Quiet VSS for PLL Quiet Vss for the internal phase locked loop. Must be connected to Vss through a filter circuit.
VccP
Input
VssP
Input
Table 7 Interrupt Interface Pin Name
Int[5:0]*
Type
Input
Description
Interrupt Six general processor interrupts, bit-wise ORed with bits 5:0 of the interrupt register. Non-maskable interrupt Non-maskable interrupt, ORed with bit 6 of the interrupt register.
NMI*
Input
Table 8 JTAG Interface Pin Name
JTDI JTCK JTDO JTMS
Type
Input Input Output Input
Description
JTAG data in JTAG serial data in. JTAG clock input JTAG serial clock input. JTAG data out JTAG serial data out. JTAG command JTAG command signal, signals that the incoming serial data is command data.
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
28
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
Table 9 Initialization Interface Pin Name
BigEndian VccOK
Type
Input Input
Description
Allows the system to change the processor addressing mode without rewriting the mode ROM. Vcc is OK When asserted, this signal indicates to the RM5261A that both power supplies has been above the recommended value for more than 100 milliseconds and will remain stable. The assertion of VccOK initiates the reading of the boot-time mode control serial stream. Cold reset This signal must be asserted for a power on reset or a cold reset. ColdReset must be de-asserted synchronously with SysClock. Reset This signal must be asserted for any reset sequence. It may be asserted synchronously or asynchronously for a cold reset, or synchronously to initiate a warm reset. Reset must be de-asserted synchronously with SysClock. Boot mode clock Serial boot-mode data clock output at the system clock frequency divided by 256. Boot mode data in Serial boot-mode data input.
ColdReset*
Input
Reset*
Input
ModeClock
Output
ModeIn
Input
Table 10 Power Supply
Pin Name VccInt VccIO Vss Input Input Input Type Power supply for core. Power supply for I/O. Ground return. Description
Note: 1. An `*' at the end of the signal name denotes active low.
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
29
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
5
Absolute Maximum Ratings1
Symbol
VTERM TCASE
Rating
Terminal Voltage with respect to Vss Operating Temperature Commercial Industrial
Limits
-0.52 to +3.9 0 to +85 -45 to +85 -55 to +125 203 204
Unit
V C C C mA mA
TSTG IIN IOUT Notes 1.
Storage Temperature DC Input Current DC Output Current
Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. VIN minimum = -2.0 V for pulse width less than 15 ns. VIN should not exceed 3.9 Volts. When VIN < 0V or VIN > VccIO Not more than one output should be shorted at a time. Duration of the short should not exceed 30 seconds.
2. 3. 4.
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
30
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
6
Recommended Operating Conditions
Grade
Commercial Industrial Notes 1. 2. 3. 4. VccIO should not exceed VccInt by greater than 2.0 V during the power-up sequence. Applying a logic high state to any I/O pin before VccInt becomes stable is not recommended. As specified in IEEE 1149.1 (JTAG), the JTMS pin must be held high during reset to avoid entering JTAG test mode. VccP must be connected to VccInt through a passive filter circuit. VssP must be connected to Vss through a passive filter circuit. See the RM5200 User's Manual for the recommended filter circuit.
Temperature
0C to +85C (Case) -40C to +85C (Case)
Vss
0V 0V
VccInt
1.57 V to 1.85 V 1.57 V to 1.85 V
VccIO
3.15 V to 3.45 V or 2.3 V to 2.7 V 3.15 V to 3.45 V or 2.3 V to 2.7 V
VccP
1.57 V to 1.85 V 1.57 V to 1.85 V
VssP
0V 0V
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
31
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
7
DC Electrical Characteristics
VccIO = 3.15 V - 3.45 V
Parameter VOL VOH VOL VOH VIL VIH IIN 2.4 V -0.3 V 2.0 V 0.8 V VccIO + 0.3 V 15 A 15 A VIN = 0 VIN = VccIO VccIO - 0.2 V 0.4 V |IOUT| = 2 mA
Minimum
Maximum
0.2 V
Conditions |IOUT|= 100 A
VccIO = 2.3 V - 2.7 V
Parameter VOL VOH VOL VOH VOL VOH VIL VIH IIN 1.7 -0.3 V 1.7 V 0.7 V VccIO + 0.3 V 15 A 15 A VIN = 0 VIN = VccIO 2.0 0.7 V |IOUT| = 2 mA 2.1 V 0.4 V |IOUT| = 1 mA
Minimum
Maximum
0.2 V
Conditions |IOUT|= 100 A
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
32
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
8
Power Consumption
CPU Speed VccInt = 1.65 V 5% Parameter
VccInt Power (mWatts)3 standby active Maximum with no FPU operation2
250 MHz 300 MHz 350 MHz Max1
350 1150
Conditions
Max1
350 1350 1400
Max1
350 1450 1600
Maximum worst case instruction 1250 mix Notes 1. 2. 3.
Maximum supply voltage (VccInt = 1.73 V) with maximum temperature (TCase). Dhrystone 2.1 instruction mix. VccIO supply power is application dependant, but typically <20% of VccInt.
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
33
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
9
9.1
AC Electrical Characteristics
Capacitive Load Deration
Parameter
Load Derate
Symbol
CLD
Min
--
Max
2
Units
ns/25pF
9.2
Clock Parameters
CPU Speed Test Parameter Symbol
SysClock High SysClock Low SysClock Frequency1 SysClock Period tSCP tSCH tSCL
250 MHz Min Max
300 MHz Min
3 3
350 MHz Min
3 3
Conditions
Max
Max
Units
ns ns
Transition 5ns 3 Transition 5ns 3 33 8 125 30 150 2 2 256 4
33 8
125 30 150 2 2 256
33 8
125 30 150 2 2 256
MHz ns ps ns ns tSCP tSCP
Clock Jitter tJI for SysClock SysClock Rise Time SysClock Fall Time ModeClock Period JTAG Clock Period Note 1. tCR tCF tModeCKP tJTAGCKP
4
4
Operation of the RM5261A is only guaranteed with the Phase Lock Loop Enabled.
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
34
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
9.3
System Interface Parameters1
CPU Speed 250 MHz to 350 MHz Parameter
Data Output
1
Symbol Conditions
tDO mode14..13 = 10
5,6
Min
(fastest) 1.0 1.0 2.5 1.0
Max
5.0 6.0
Units
ns ns ns ns
2,3
mode14..13 = 015,6 (slowest) Data Setup4 Data Hold4 Notes 1. 2. 3. 4. 5. 6. tDS6 tDH trise = see above table tfall = see above table
Timings are measured from 0.425 x VccIO of clock to 0.425 x VccIO of signal for 3.3V I/O. Timings are measured from 0.48 x VccIO of clock to 0.48 x VccIO of signal for 2.5V I/O. Capacitive load for all maximum output timings is 50 pF. Minimum output timings are for theoretical no load condition-untested. Data Output timing applies to all signal pins whether tristate I/O or output only. Setup and Hold parameters apply to all signal pins whether tristate I/O or input only. Only mode 14:13 = 10 is tested and guaranteed. Data shown is for 3.3 V I/O. For 2.5 V I/O derate all times by .5 nS.
9.4
Boot-Time Interface Parameters
Parameter
Mode Data Setup Mode Data Hold
Symbol
tDS tDH
Min
4 0
Max
Units
SysClock cycles SysClock cycles
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
35
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
10
Timing Diagrams
Figure 9 Clock Timing
SysClock tRise tFall tHigh tLow tJitterIn
10.1 System Interface Timing (SysAD, SysCmd, ValidIn*, ValidOut*, etc.)
Figure 10 Input Timing
SysClock tDS Data Data tDH
Figure 11 Output Timing
SysClock tDOmax Data tDOmin Data Data
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
36
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
11
Packaging Information
6 30.85 (1.215) 30.35 (1.195) (25.50 (1.004)) (19.80) 5 -D1.25 (0.049) 0.20 (0.008) M C A-B S D S 0.20 (0.008) M C A-B S D S
28.10 (1.106) 27.90 (1.098) 7 -E-
5 -A-
TOP VIEW
5 -B-
(25.50 (1.004)) 6 30.85 (1.215) 30.35 (1.195)
Pin #1 ID
208 C0.864 x 45 (4X) 1 (1.25 (0.049)) 28.10 (1.106) 27.90 (1.098) 7 0.20 (0.008) M 0.05 (0.002) D 0 MIN. 4.07 (0.160 MAX. 3.60 (0.142) 3.20 (0.126) BASE PLANE -C0.102 (0.003) SEATING PLANE 5-16 ALL SIDES 4 -H- DATUM PLANE 0.50 (0.020) (204X) SEE DETAIL "A" AFTER PLATING 0.20 (0.008) 0.09 (0.004) 0.25 (0.010) MIN. GAGE PLANE 0.25 (1.30 (0.051)) DETAIL "A" 4 -HDATUM PLANE R0.13 (0.005) MIN. R0.13 (0.012) 0.13 (0.005) 0-7 -D0.27 (0.011) 0.17 (0.007) 0.08 (0.003) M C A-B S D S 8
0.20 (0.008) M 0.05 (0.002) A-B
H A-B S D S
H A-B S D S
0.75 (0.029) (208X) 0.50 (0.020)
Notes 1. Package dimensions conform to JEDEC MS-029(FA-1). 2. Controlling dimensions: millimeters. Dimensions in inches are shown in parentheses. 3. Dimensions and tolerancing per ANSI Y14.5 - 1982. 4. Datum plane "H" is located at the mold parting line and is coincident with the lead exits the plastic body at bottom of the parting line. 5. Datums "A-B" and "D" to be determined at datum plane "H". 6. To be determined at the seating plane "C". 7. These dimensions to be determined at datum plane "H". Dimensions "D" and "E" do not include mold protrusion. Allowable protrusion is 0.25/0.10" per side. 8. Lead width does not include damber protrusion. Allowable damber protrusion shall be 0.08 mm/0.003" total in excess of this dimension at the maximum material condition. Dambar cannot be located on the lower radius of the foot. 9. Pin numbers start with pin 1 and continue counter-clockwise to pin 208 when viewed from the top.
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
37
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
12
RM5261A 208 QFP Package Numerical Pinout
Pin
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38
Function
VccIO NC NC VccIO Vss SysAD4 SysAD36 SysAD5 SysAD37 VccInt Vss SysAD6 SysAD38 VccIO Vss SysAD7 SysAD39 SysAD8 SysAD40 VccInt Vss SysAD9 SysAD41 VccIO Vss SysAD10 SysAD42 SysAD11 SysAD43 VccInt Vss SysAD12 SysAD44 VccIO Vss SysAD13 SysAD45 SysAD14
Pin
43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
Function
SysAD47 VccIO Vss ModeClock JTDO JTDI JTCK JTMS VccIO Vss NC NC NC VccIO Vss ModeIn RdRdy* WrRdy* ValidIn* ValidOut* Release* VccP VssP SysClock VccInt Vss VccIO Vss VccInt Vss SysCmd0 SysCmd1 SysCmd2 SysCmd3 VccIO Vss SysCmd4 SysCmd5
Pin
85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122
Function
SysCmd8 SysCmdP VccInt Vss VccInt Vss VccIO Vss Int0* Int1* Int2* Int3* Int4* Int5* VccIO Vss NC NC NC NC VccIO NMI* ExtRqst* Reset* ColdReset* VccOK BigEndian VccIO Vss SysAD16 SysAD48 VccInt Vss SysAD17 SysAD49 SysAD18 SysAD50 VccIO
Pin
127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164
Function
Vss SysAD20 SysAD52 SysAD21 SysAD53 VccIO Vss SysAD22 SysAD54 VccInt Vss SysAD23 SysAD55 SysAD24 SysAD56 VccIO Vss SysAD25 SysAD57 VccInt Vss SysAD26 SysAD58 SysAD27 SysAD59 VccIO Vss NC NC Vss NC NC NC NC VccIO Vss SysAD28 SysAD60
Pin
169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206
Function
SysAD30 SysAD62 VccIO Vss SysAD31 SysAD63 SysADC2 SysADC6 VccInt Vss SysADC3 SysADC7 VccIO Vss SysADC0 SysADC4 VccInt Vss SysADC1 SysADC5 SysAD0 SysAD32 VccIO Vss SysAD1 SysAD33 VccInt Vss SysAD2 SysAD34 SysAD3 SysAD35 VccIO Vss NC NC NC NC 38
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
Pin
39 40 41 42
Function
SysAD46 VccInt Vss SysAD15
Pin
81 82 83 84
Function
VccIO Vss SysCmd6 SysCmd7
Pin
123 124 125 126
Function
Vss SysAD19 SysAD51 VccInt
Pin
165 166 167 168
Function
SysAD29 SysAD61 VccInt Vss
Pin
207 208
Function
VccIO Vss
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
39
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
13
RM5261A 208 QFP Package Alphabetical Pinout
Function
BigEndian ColdReset* ExtRqst* Int0* Int1* Int2* Int3* Int4* Int5* JTCK JTDI JTDO JTMS ModeClock ModeIn NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NMI* RdRdy* Release* Reset*
Pin
111 109 107 93 94 95 96 97 98 49 48 47 50 46 58 2 3 53 54 55 101 102 103 104 154 155 157 158 159 160 203 204 205 206 106 59 63 108
Function
SysAD4 SysAD5 SysAD6 SysAD7 SysAD8 SysAD9 SysAD10 SysAD11 SysAD12 SysAD13 SysAD14 SysAD15 SysAD16 SysAD17 SysAD18 SysAD19 SysAD20 SysAD21 SysAD22 SysAD23 SysAD24 SysAD25 SysAD26 SysAD27 SysAD28 SysAD29 SysAD30 SysAD31 SysAD32 SysAD33 SysAD34 SysAD35 SysAD36 SysAD37 SysAD38 SysAD39 SysAD40 SysAD41
Pin
6 8 12 16 18 22 26 28 32 36 38 42 114 118 120 124 128 130 134 138 140 144 148 150 163 165 169 173 190 194 198 200 7 9 13 17 19 23
Function
SysAD46 SysAD47 SysAD48 SysAD49 SysAD50 SysAD51 SysAD52 SysAD53 SysAD54 SysAD55 SysAD56 SysAD57 SysAD58 SysAD59 SysAD60 SysAD61 SysAD62 SysAD63 SysADC0 SysADC1 SysADC2 SysADC3 SysADC4 SysADC5 SysADC6 SysADC7 SysClock SysCmd0 SysCmd1 SysCmd2 SysCmd3 SysCmd4 SysCmd5 SysCmd6 SysCmd7 SysCmd8 SysCmdP ValidIn*
Pin
39 43 115 119 121 125 129 131 135 139 141 145 149 151 164 166 170 174 183 187 175 179 184 188 176 180 66 73 74 75 76 79 80 83 84 85 86 61
Function
VccInt VccInt VccInt VccInt VccInt VccInt VccInt VccInt VccInt VccInt VccInt VccInt VccInt VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO VccIO
Pin
40 67 71 87 89 116 126 136 146 167 177 185 195 1 4 14 24 34 44 51 56 69 77 81 91 99 105 112 122 132 142 152 161 171 181 191 201 207
Function
Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss
Pin
15 21 25 31 35 41 45 52 57 68 70 72 78 82 88 90 92 100 113 117 123 127 133 137 143 147 153 156 162 168 172 178 182 186 192 196 202 208 40
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
Function
SysAD0 SysAD1 SysAD2 SysAD3
Pin
189 193 197 199
Function
SysAD42 SysAD43 SysAD44 SysAD45
Pin
27 29 33 37
Function
ValidOut* VccInt VccInt VccInt
Pin
62 10 20 30
Function
VccOK VccP Vss Vss
Pin
110 64 5 11
Function
VssP WrRdy*
Pin
65 60
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
41
RM5261ATM Microprocessor with 64-Bit System Bus Data Sheet Preliminary
14
Ordering Information
RM5261A -123 H I Temperature Grade: (blank) = commercial I = Industrial Package Type: H = MQFP with internal heat spreader
Device Maximum Speed Device Type A = 0.18 micron process geometry
Valid Combinations
RM5261A-250-H RM5261A-300-H RM5261A-350-H RM5261A-300-HI (contact sales prior to design)
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer's Internal Use Document ID: PMC-2002240, Issue 2
42

▲Up To Search▲

Price & Availability of RM5261A-300-H

	To Download RM5261A-300-H Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .