 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Preliminary PM3388 S/UNI(R)-10xGE 10-Port Gigabit Ethernet Controller FEATURES * Ten port full-duplex Gigabit Ethernet Controller with an industry standard POS-PHY Level 4TM system interface. * Provides direct connection to optics. * Incorporates ten SERDES, compliant with the IEEE 802.3 1998 PMA physical layer specification. * Provides ten standard IEEE 802.3 Gigabit Ethernet MACs for frame verification. * Provides on-chip data recovery and clock synthesis. * Provides eight unicast exact-match address filters to filter frames based on DA, DA/VID, SA, or SA/VID. * Each address filter can indicate whether to accept or discard based on a match. * Provides 64-group multicast address filter. * Internal 64 kbyte Tx and 224 kbyte Rx FIFOs per channel provisionable in quantities of 1 kbyte to accommodate system latencies. * SATURN(R) compatible interface for Packet-Over-SONET Physical Layer and Link Layer devices Level 4 (POSPHY Level 4 system interface). * Line side loopback for system level diagnostic capability. * 16 bit generic microprocessor interface for device initialization, control, register and per port statistics access. * Programmable inter-packet gap (IPG). * Loopback for diagnostic capability through GMAC. POS-PHY LEVEL 4 SYSTEM INTERFACE * Designed to transmit cells, packets, or frames between physical and data-link layer devices. * Requires fewer pins and draws less power than other 10 Gigabit interface options. * Compliant with the following standards: * ATM Forum - Frame Based ATM Interface Level 4 (ATMF0161.00). * Optical Internetworking Forum - System Physical Interface Level 4 Phase II (OIF2000.088). FLOW CONTROL * Option to support IEEE 802.3-1998 flow control at each Ethernet port. * Programmable watermarks for full/empty/starving FIFO conditions. * Automatic generation of pause frames based on FIFO fill levels. * Upper layer device can flow control Ethernet ports using side-band or host signaling to cause generation of a Pause frame. * Provides per-port side-band Pause state indication for upstream devices. * Loss-less flow control on all valid frames up to 9.6 kbytes. PACKAGING * Flip Chip technology * Implemented in low power 1.8 V CMOS technology with 3.3 V compatible I/O. * Industrial temperature range (-40 C to +85 C). * Provides a standard 5 signal P1149.1 JTAG test port for boundary scan board test purposes. STATISTICS * 40 bit counters are used to ensure rollover compliance with IEEE 802.31998. * Minimum 58 minutes before rollover. * Provides statistic counters to support SNMP and RMON implementations. BLOCK DIAGRAM 10 Ports GIGABIT ETHERNET MAC * Verifies frame integrity (FCS and length checks). * Errored frames can be filtered or passed to a higher layer device. * Automatic Base Page Autonegotiation, extended Autonegotiation (Next Page) supported via host. * Egress Ethernet frame encapsulation (pad to minimum size, add preamble, IFG and CRC generation). * Supports Ethernet 2.0, IEEE 802.3 LLC and IEEE 802.3 SNAP/LLC encoding formats, and VLAN tagged frames. * Minimum frame size 64 bytes. * Supports jumbo frames up to 9.6 kbytes. * Supports big endian data formats. .. . PAUSE [9:0] PAUSED [9:0] Ethernet Statistics (MSTAT) POS-PHY Level 4 RDAT[15:0]+/Enhanced Gigabit MAC Flow Ctrl / Auto-Negotiation Address Filtering RXSDQ FIFO RXPHY RDCLK+/RCTL+/RSCLK RSTAT[1:0] s RXD +/Data Recovery/ Serial to Parallel 8B/10B Encoder/ Decoder Gigabit Media Access Controller TXSDQ FIFO TXPHY PCS MAC TX LVREF CSU SD TXENB PLL Clock Multiply TXD +/CLK125 Parallel to Serial SERDES TDAT[15:0]+/TDCLK+/TCTL+/TSCLK TSTAT[1:0] Microprocessor Interface JTAG ATP0[1:0] ATP1[1:0] ATP2[1:0] PMC-2001564(P1) PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE ATP3[1:0] INTB A [12:0] RSTB ALE CSB WDB RDB D [15:0] TRSTB TMS TDI TCK TDO (c) Copyright PMC-Sierra, Inc. 2000 Preliminary PM3388 S/UNI(R)-10xGE 10-Port Gigabit Ethernet Controller APPLICATIONS * POS-PHY Level 4 provides consistent system interface for multiple PHY types. * Edge and Core Routers. * Multi-Service Switches. * SONET/SDH Transport Equipment. TYPICAL APPLICATIONS SAMPLE LINE CARDS LINKED WITH POS-PHY LEVEL 4 INTERFACE POS-PHY Level 4 Gigabit Ethernet Line Card # 1 (using SERDES interface) Optical Transceiver TX +/RX +/Scheduler PM3388 S/UNI 10xGE Classification/ Forwarding Upper Layer Device(s) Gigabit Ethernet 10 ports total Optical Transceiver TX +/RX +/- OC-192 capable switch fabric (PMC-Sierra TT1) Gigabit Ethernet Switch Fabric Device OC-192 POS Line Card # 2 Upper Layer Device(s) Scheduler OC-192 Optical Transceiver TX +/RX +/- S/UNI 9953 PM5390 Classification Forwarding OC-48 Optical Transceiver Optical Transceiver Quad OC-48 ATM Line Card # n Upper Layer Device(s) Scheduler Switch Fabric Device OC-48 Optical Transceiver CRSU 4X2488 S/UNI 9953 PM5390 Classification Forwarding OC-48 Optical Transceiver OC-48 Head Office: PMC-Sierra, Inc. #105 - 8555 Baxter Place Burnaby, B.C. V5A 4V7 Canada Tel: 604.415.6000 Fax: 604.415.6200 To order documentation, send email to: document@pmc-sierra.com or contact the head office, Attn: Document Coordinator All product documentation is available on our web site at: http://www.pmc-sierra.com For corporate information, send email to: info@pmc-sierra.com PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE PMC-2001564(P1) (c) Copyright PMC-Sierra, Inc. 2000. All rights reserved. SATURN and S/UNI are registered trademarks and POS-PHY Level 4 is a trademark of PMC-Sierra, Inc. |
Price & Availability of 2001564
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |