|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
TDA7344 DIGITAL CONTROLLED AUDIO PROCESSOR WITH SURROUND SOUND MATRIX 1 STEREO INPUT VOLUME CONTROL IN 1.25dB STEP TREBLE AND BASS CONTROL THREE SURROUND MODES ARE AVAILABLE: - MOVIE, MUSIC AND SIMULATED FOUR SPEAKER ATTENUATORS: - 4 INDEPENDENT SPEAKERS CONTROL IN 1.25dB STEPS FOR BALANCE FACILITY - INDEPENDENT MUTE FUNCTION ALL FUNCTIONS PROGRAMMABLE VIA SERIAL BUS DESCRIPTION The TDA7344 is a volume tone (bass and treble) balance (Left/Right) processor for quality audio applications in car radio and Hi-Fi systems. It reproduces surround sound by using phase PIN CONNECTIONS PQFP44 (10 X 10) SDIP42 ORDERING NUMBERS: TDA7344P (PQFP44) TDA7344S (SDIP42) shifters and a signal matrix. Control of all the functions is accomplished by serial bus. The AC signal setting is obtained by resistor networks and switches combined with operational amplifiers. Thanks to the used BIPOLAR/CMOS Technology, Low Distortion, Low Noise and DC stepping are obtained. February 1997 1/20 TDA7344 BLOCK DIAGRAM 2/20 TDA7344 TEST CIRCUIT THERMAL DATA Symbol R th j-pins Thermal Resistance Junction-pins Description Ma x. Value 85 Unit C/W ABSOLUTE MAXIMUM RATINGS Symbol VS T amb Tstg Operating Supply Voltage Operating Ambient Temperature Storage Temperature Range Parameter Value 11 -10 to 85 -55 to +150 Unit V C C QUICK REFERENCE DATA Symbol VS VCL THD S/N SC Supply Voltage Max. input signal handling Total Harmonic Distortion V = 1Vrms f = 1KHz Signal to Noise Ratio V out = 1Vrms (made = OFF) Channel Separation f = 1KHz Volume Control Treble Control Balance Control Mute Attenuation 1.25dB step (2db step) 1.25dB step (LCH, RCH) -78.75 -14 -14 -38.75 90 Parameter Min. 7 2 0.02 106 70 0 +14 +14 0 0.1 Typ. 9 Max. 10.5 Unit V Vrms % dB dB dB dB dB dB dB Bass Control (2db step) 3/20 TDA7344 ELECTRICAL CHARACTERISTICS (refer to the test circuit Tamb = 25C, VS = 9V, RL = 10K, RG = 600, all controls flat (G = 0),Effect Ctrl = -6dB, MODE = OFF; f = 1KHz unless otherwise specified) Symbol Parameter Test Condition Min. Typ. Max. Unit SUPPLY VS IS SVR Supply Voltage Supply Current Ripple Rejection LCH / RCH out, Mode = OFF 7 20 60 9 25 80 10.5 35 V mA dB INPUT STAGE R II V CL C RANGE AVMIN AVMAX ASTEP VDC Input Resistance Clipping Level Control Range Min. Attenuation Max. Attenuation Step Resolution DC Steps adjacent att. step -1 18.68 0.11 -3 THD = 0.3%; Lin or Rin THD = 0.3%; Rin + Lin (2) 35 2 50 2.5 3.0 19.68 0 19.68 0.31 0 1 20.68 0.51 3 65 K Vrms Vrms dB dB dB dB mV VOLUME CONTROL C RANGE AVMIN AVMAX ASTEP EA ET VDC Control Range Min. Attenuation Max. Attenuation Step Resolution Attenuation Set Error Tracking Error DC Steps adjacent attenuation steps From 0dB to Av max -3 -5 0 0.5 Av = 0 to -40dB Av = 0 to -20dB Av = -20 to -60dB 70 -1 70 0.5 -1.5 -3 75 0 75 1.25 0 1.75 1.5 2 2 3 5 1 dB dB dB dB dB dB dB mV mV BASS CONTROL (1) Gb BSTEP RB Control Range Step Resolution Internal Feedback Resistance Max. Boost/cut +11.5 1 32 +14 2 44 +16 3 56 dB dB K TREBLE CONTROL (1) Gt TSTEP Control Range Step Resolution Max. Boost/cut +13 0.5 +14 2 +15 1.5 dB dB EFFECT CONTROL C RANGE SSTEP Control Range Step Resolution - 21 1 -6 dB dB 4/20 TDA7344 ELECTRICAL CHARACTERISTICS (continued) SURROUND SOUND MATRIX Symbol GOFF Parameter In-phase Gain (OFF) Test Condition Mode OFF, Input signal of 1kHz, 1.4 Vp-p, Rin Rout Lin Lout Mode OFF, Input signal of 1kHz, 1.4 Vp-p (Rin Rout), (Lin Lout) Movie mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 Vp-p R in Rout, Lin Lout Movie mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 Vp-p R in Rout, Lin Lout Movie mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 Vp-p (Rin Rout) - (Lin Lout) Music mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 Vp-p (Rin Rout) - (Lin Lout) Music mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 Vp-p R in Rout, Lin Lout Music mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 Vp-p (Rin Rout) - (Lin Lout) Simulated Mode, EffectCtrl = -6dB Input signal of 250Hz, 1.4 Vp-p, Rin and Lin Lou t Simulated Mode, EffectCtrl = -6dB Input signal of 1kHz, 1.4 Vp-p, Rin and Lin Lou t Simulated Mode, EffectCtrl = -6dB Input signal of 3.6kHz, 1.4 Vp-p, Rin and Lin Lou t Simulated Mode, EffectCtrl = -6dB Input signal of 250Hz, 1.4 Vp-p, Rin and Lin R out Simulated Mode, EffectCtrl = -6dB Input signal of 1kHz, 1.4 Vp-p, Rin and Lin R out Simulated Mode, EffectCtrl = -6dB Input signal of 3.6kHz, 1.4 Vp-p, Rin and Lin Rout 7.5 13.5 0.3 13.6 13.6 45 7.5 Min. -1.5 Typ. 0 Max. 1.5 Unit dB D GOFF LR In-phase Gain Difference (OFF) In-phase Gain (Movie 1) -1.5 0 1.5 dB GMOV1 7 dB GMOV2 In-phase Gain (Movie 2) 8 dB DGMOV LR In-phase Gain Diffrence (Movie) In-phase Gain (Music 1) 0 dB GMUS1 6 dB GMUS2 In-phase Gain (Music 2) 7.5 dB D GMUS LR In-phase Gain Difference (Music) Simulated L Output 1 0 dB L MON1 4.5 dB LMON2 Simulated L Output 2 - 4.0 dB LMON3 Simulated L Output 3 7.0 dB R MON1 Simulated R Output 1 - 4.5 dB R MON2 Simulated R Output 2 3.8 dB R MON3 Simulated R Output 3 - 20 dB RLP1 RPS1 RPS2 RPS3 RPS4 RHPF RLPF Low Pass Filter Resistance Phase Shifter 1 Resistance Phase Shifter 2 Resistance Phase Shifter 3 Resistance Phase Shifter 4 Resistance High Pass Filter Resistance LP Pin Impedance 10 17.95 0.4 18.08 18.08 60 10 12.5 22.5 0.5 22.6 22.6 75 12.5 K k K K K K K 5/20 TDA7344 ELECTRICAL CHARACTERISTICS (continued) Symbol Parameter Test Condition Min. Typ. Max. Unit SPEAKER ATTENUATORS Crange SSTEP EA AMUTE VDC Control Range Step Resolution Attenuation set error Output Mute Attenuation DC Steps adjacent att. steps from 0 to mute 35 0.5 -1.5 80 90 0 1 37.5 1.25 40 1.75 1.5 dB dB dB dB mV mV SPEAKER ATTENUATORS AUX Crange SSTEP EA VDC AMUTE Control Range Step Resolution Attenuation set error DC Steps Output Mute Attenuation Av = 0 to -40dB Av = 0 to 20dB Av = -20 to -60dB adjacent att. steps 70 0.5 -1.5 -3 -3 80 75 1.25 0 0 0 90 1.75 1.5 2 3 dB dB dB dB mV dB AUDIO OUTPUTS VOCL ROUT VOUT Clipping Level Output resistance DC Voltage Level d = 0.3% 2 100 4.2 2.5 200 4.5 300 4.8 Vrms V GENERAL NO(OFF) Output Noise (OFF) BW = 20Hz to 20KHz Output R and L Output AUX R and L Mode =Movie , BW = 20Hz to 20KHz Rout and Lout measurement Mode = Music , BW = 20Hz to 20KHz, Rout and Lout measurement Mode = Simulated, BW = 20Hz to 20KHz Rout and Lout measurement Av = 0 ; Vin = 1Vrms 60 8 15 30 15 30 Vrms Vrms Vrms Vrms Vrms NO(MOV) Output Noise (Movie) NO(MUS) Output Noise (Music) 30 N O(MON) Output Noise (Simulated) 30 d SC Distorsion Channel Separation 0.02 70 0.1 % dB BUS INPUTS V IL VIH IIN VO Note: (1) Bass and Treble response: The center frequency and the resonance quality can be choosen by the external circuitry. A standard first order bass response can be realized by a standard feedback network. (2) The peack voltage of the two input signals must be less then (Lin + Rin) peak * AVin < VS 2 VS : 2 Input Low Voltage Input High Voltage Input Current Output Voltage SDA Acknowledge IO = 1.6mA 3 -5 0.4 1 +5 0.8 V V A V 6/20 TDA7344 I2C BUS INTERFACE Data transmission from microprocessor to the TDA7344 and viceversa takes place through the 2 wires I2C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected). Data Validity As shown in fig. 3, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW. Start and Stop Conditions As shown in fig.4 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH. Byte Format Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an acFigure 3: Data Validity on the I2CBUS knowledge bit. The MSB is transferred first. Acknowledge The master (P) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 5). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse. The audioprocessor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer. Transmission without Acknowledge Avoiding to detect the acknowledge of the audioprocessor, the P can use a simpler transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data. This approach of course is less protected from misworking and decreases the noise immunity. Figure 4: Timing Diagram of I2CBUS Figure 5: Acknowledge on the I2CBUS 7/20 TDA7344 SOFTWARE SPECIFICATION Interface Protocol The interface protocol comprises: A start condition (s) A chip address byte, containing the TDA7344 address (the 8th bit of the byte must be 0). The TDA7344 must always acknowledge at the end of each transmitted byte. A subaddress (function) bytes (identified by the MSB = 0) A sequence of dates and subaddresses (N bytes + achnowledge. The dates are identified by MSB = 1, subaddresses by MSB = 0) A stop condition (P) ACK = Achnowledge S = Start P = Stop INTERFACE FEATURES - Due to the fact that the MSB is used to select if the byte transmitted is a subaddress (function) or a data (value), between a start and stop condition, is possible to receive, how many subaddresses and datas as wanted. - The subaddress (function) is fixed until a new subaddress is transmitted, so the TDA7344 can receive how many data as wanted for the selected subaddress (without the need for a new start condition) - If TDA7344 receives a subaddress with the LSB = 1 the incremental bus is selected, so it enters in a loop condition that means that every acknowledge will increase automatically the subaddress (function) and it receives the data related to the new subaddress. EXAMPLES 1) NO INCREMENTAL BUS TDA7344 receives a start condition, the correct chip address, a subaddress with the LSB = 0 (no incremental bus), N-datas (all these datas concern the subaddress selected), a new subaddress, N-data, a stop condition. So it can receive in a single transmission how many subaddress are necessary, and for each subaddress how many data are necessary. 2) INCREMENTAL BUS TDA7344 receives a start condition, the correct chip address a subaddress with the LSB = 1 (incremental bus): now it is in a loop condition with an autoincrease of the subaddress. The first data that it receives doesn't concern the subaddress sended but the next one, the second one concerns the subaddress sended plus two in the loop etc, and at the end it receives the stop condition. In the pictures there are some examples: S = start A 0 1 CHIP ADDRESS 80 (HEX) 82 (HEX) ACK = acknowledge B = 1 incremental bus, B = 0 no incremental bus P = stop 1) one subaddress, with n data concerning that subaddress (no incremental bus) 8/20 TDA7344 2) one subaddress, (with incremental bus) , with n data (data1 that concerns subaddress +1, data 2 that concerns subaddress + 2 etc.) 3) more subaddress with more data DATA BYTES FUNCTION SELECTION FIRST BYTE (subaddress) The first byte select the function, it is identified by the MSB = 0 MSB A0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 1 1 A1 0 0 1 1 0 0 1 1 1 A2 0 0 0 0 1 1 1 1 1 A3 X X X X X X X 0 1 X X X X X X X X X X X X X X X X X X LSB B B B B B B B B B B VOLUME ATTENUATION & LOUDNESS SURROUND & OUT & EFFECT CONTROL BASS TREBLE ATT SPEAKER R ATT SPEAKER L ATT. ROUT AUX ATT. LOUT AUX INPUT STAGE CONTROL SUBADDRESS B = 1 yes incremental bus; B = 0 no incremental bus; X = indifferent 0,1 9/20 TDA7344 VALUE SELECTION The second byte select the value, it is identified by the MSB = 1 VOLUME ATTENUATION MSB 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 0 0 0 0 1 1 1 1 0 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 SELECTION 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 LSB 0 1 0 1 0 1 0 1 1.25 dB STEPS 0 -1.25 -2.50 -3.75 -5.00 -6.25 -7.50 -8.75 10 dB STEPS 0 -10 -20 -30 -40 -50 -60 -70 LOUDNESS ON OFF ATT AUX OUT1 AND 2 MSB 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 LSB 0 1 0 1 0 1 0 1 1.25 dB STEPS 0 -1.25 -2.50 -3.75 -5.00 -6.25 -7.50 -8.75 10 dB STEPS 0 -10 -20 -30 -40 -50 -60 -70 MUTE OFF ON 10/20 TDA7344 ATT SPEAKER R AND L MSB 1 1 1 1 1 1 1 1 1 1 1 1 1 X X X X X X X X X X X X X X X X X X X X X X X X X X 0 0 1 1 1 0 1 0 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 LSB 0 1 0 1 0 1 0 1 1.25 dB STEPS 0 -1.25 -2.50 -3.75 -5.00 -6.25 -7.50 -8.75 10 dB STEPS 0 -10 -20 -30 MUTE TREBLE/ BASS MSB 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 1 0 0 0 0 1 1 0 0 1 1 LSB 1 0 1 0 1 0 1 0 0 1 0 1 0 1 0 1 2 dB STEPS 14 12 10 8 6 4 2 0 0 -2 -4 -6 -8 -10 -12 -14 11/20 TDA7344 SURROUND & OUT & EFFECT CONTROL MSB SELECTION 1 1 1 1 SELECTION 1 1 SELECTION 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 OUT VAR OUT FIX EFFECT CONTROL -6 -7 -8 -9 -10 -11 -12 -13 -14 -15 -16 -17 -18 -19 -20 -21 0 0 1 1 0 1 0 1 MUSIC MOVIE OFF OUT LSB SELECTION SURROUND SIMULATED For example to select the music mode, out fix, effect control =-9dB: 1 00 1 1 1 0 1 12/20 TDA7344 INPUT CONTROL RANGE (0 TO -19.68dB) MSB 1 1 1 1 1 1 1 1 X Xx X X X X X X 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 LSB 0 1 0 1 0 1 0 1 0.3125 dB STEPS 0 -0.3125 -0.625 -0.9375 -1.25 -1.5625 -1.875 -2.1875 2.5 dB STEPS 1 1 1 1 1 1 1 1 X X X X X X X X 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 -2.5 -5.0 -7.5 -10 -12.5 -15 -17.5 POWER ON RESET VOLUME ATTENUATION TREBLE BASS SURROUND & OUT CONTROL + EFFECT CONTROL ATT SPEAKER R ATT SPEAKER L ATT AUX OUT 1 ATT AUX OUT 2 MAX ATTENUATION, LOUDNESS OFF -14dB -14dB OFF + FIX + MAX ATTENUATION MUTE MUTE MUTE MUTE 13/20 TDA7344 PIN: HP1 PIN: HP2 PIN: Lin, Rin PIN: LOUD -R, LOUB-L PIN: AC - LO, AC - RO, PIN: AC - LIN, AC - RIN, 14/20 TDA7344 PIN: BASS - LA, BASS - RA PIN: BASS - LB, BASS - RB PIN: TREBLE - L, TREBLE - R PIN: VARO - L, VARO -R PIN: VARi - L, VARi -R PIN: LOUT, ROUT, LOUT AUX, ROUT AUX, REAR 15/20 TDA7344 PIN: SCL, SDA PIN: ADDR PIN: LP PIN: PS3, PS2 PIN: PS3A, PS4A PIN: CREF 16/20 TDA7344 PIN: PS2 PIN: PS2A PIN: PS1 PIN: PS1A PIN: LP1 17/20 TDA7344 PQFP44 PACKAGE MECHANICAL DATA DIM. MIN. A A1 A2 B c D D1 D3 e E E1 E3 L L1 K 0.65 12.95 9.90 0.25 1.95 0.30 0.13 12.95 9.90 13.20 10.00 8.00 0.80 13.20 10.00 8.00 0.80 1.60 0(min.), 7(max.) 0.95 0.026 13.45 10.10 0.510 0.390 2.00 2.10 0.45 0.23 13.45 10.10 mm TYP. MAX. 2.45 0.010 0.077 0.012 0.005 0.51 0.390 0.52 0.394 0.315 0.031 0.520 0.394 0.315 0.031 0.063 0.037 0.530 0.398 0.079 0.083 0.018 0.009 0.53 0.398 MIN. inch TYP. MAX. 0.096 D D1 D3 A1 33 34 23 22 0.10mm .004 Seating Plane A A2 E3 E1 B 44 1 11 12 E B C L K e L1 PQFP44 18/20 TDA7344 SDIP42 PACKAGE MECHANICAL DATA DIM. MIN. A A1 A2 B B1 c D E E1 e e1 e2 e3 L 2.54 3.30 0.51 3.05 0.38 0.89 0.23 36.58 15.24 12.70 13.72 1.778 15.24 18.54 1.52 3.56 0.10 0.130 3.81 0.46 1.02 0.25 36.83 4.57 0.56 1.14 0.38 37.08 16.00 14.48 mm TYP. MAX. 5.08 0.020 0.120 0.0149 0.035 0.0090 1.440 0.60 0.50 0.540 0.070 0.60 0.730 0.060 0.140 0.150 0.0181 0.040 0.0098 1.450 0.180 0.0220 0.045 0.0150 1.460 0.629 0.570 MIN. inch TYP. MAX. 0.20 E E1 A1 A2 B B1 e L A e1 e2 D c E 42 22 .015 0,38 Gage Plane 1 21 SDIP42 e3 e2 19/20 TDA7344 Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGSTHOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics. (c) 1997 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A. 20/20 |
Price & Availability of TDA7344S |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |