View 1981279_963938.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PMC-Sierra,Inc.
PM5356 S/UNI-622-MAX
* Counts received section BIP-8 (B1), line BIP-24 (B2), and path BIP-8 (B3) errors, and line and path FEBEs. * Detects LOS, OOF, LOF, LAIS, LRDI, LOP, PAIS, PRDI and PERDI. * Provides divide by 8 recovered clock. * Provides 8 KHz receive frame pulses. * Performs cell payload scrambling and descrambling. * Provides UTOPIA Level 2 and 8-bit 100 MHz UTOPIA Level 3 compliant system interfaces. * Provides synchronous 4 cell transmit and receive FIFO buffers.
622 Mbit/s ATM Physical Layer Device
FEATURES
GENERAL
* ATM OC-12c (622 Mbit/s) PHY * Provides on-chip clock and data recovery and clock synthesis. * Exceeds Bellcore-GR-253 jitter tolerance and transmit jitter requirements. * Provides a generic 8-bit microprocessor interface for device control and register access. * Provides standard IEEE 1149.1 JTAG test port for boundary scan.
SONET TRANSMITTER
* Provides a transmit frame pulse input to align the transport frame to a system reference. * Provides transmit clock as timing reference for transmit outputs. * Inserts register programmable APS (K1, K2) and synchronization status (S1) bytes. * Inserts PAIS, PRDI, LAIS and LRDI. * Scrambles transmit data stream.
PACKAGING
* Implemented in low power 3.3 Volt CMOS technology. * Packaged in a 304 pin ball grid array (BGA) package. * Industrial temperature range (-40C to +85C).
SONET RECEIVER
* Recovers clock and data. * Frames to and descrambles recovered stream. * Filters and captures Automatic Protection Switch bytes (K1,K2) and detects APS byte failure. * Detects signal degrade and signal failure threshold crossing alarms. * Captures and debounces synchronization status byte (S1).
APPLICATIONS
* Enterprise and Edge ATM switches. * ATM switches and hubs. * Multiprotocol switches.
ATM PROCESSOR
* Implements the ATM Forum User Network Interface Specification. * Inserts and extracts ATM cells into and from the SONET SPE.
BLOCK DIAGRAM
SYSSEL LIFSEL TRSTB TFPI TFPO TCLK TDO TMS TCK TDI
TXD+/TDREF1,TDREF0 ATP[0]
JTAG Test Access Port Tx Line I/F Tx Section O/H Processor Section Trace Buffer Rx Section O/H Processor Tx Line O/H Processor Tx Path O/H Processor Tx ATM Cell Processor Utopia ATM Level 2 Utopia ATM Level 3 System Interface
TFCLK TENB TCA TSOC TPRTY TDAT[15:0] RFCLK RENB RCA RSOC RPRTY RVAL RDAT[15:0]
PTCLK POUT[7:0] FPOUT RBYP PECLV REFCLK+/RXD+/RRCLK+/SD ATP[1] PICLK PIN[7:0] FPIN OOF
Path Trace Buffer
Rx Line I/F
Rx Line O/H Processor
Rx Path O/H Processor
Rx ATM Cell Processor
Rx APS, Sync Status, BERM
Microprocessor Interfaces
RALARM
RFPO
RCLK
APSP[4:0]
D[7:0]
A[8:0]
PMC-1981279 (R3)
RSTB
WRB
INTB
ALE
CSB
RDB
(c) 2001 PMC-Sierra, Inc.
PM5356 S/UNI-622-MAX 622 Mbit/s ATM Physical Layer Device
TYPICAL APPLICATIONS
UTOPIA LEVEL 2 APPLICATION
UTOPIA Level 2 Interface ATM Layer Device TxClk TxEnb TxClav TxSOC TxPrty TxData[15:0] PM5356 S/UNI-622-MAX TFCLK TENB TCA TSOC TPRTY TDAT[15:0] RXD+/SD RxClk RxEnb RxClav RxSOC RxPrty RxData[15:0] RFCLK RENB RCA RSOC RPRTY RDAT[15:0] SYSSEL 0 TXD+/Optical Transceiver LIFSEL 1
UTOPIA LEVEL 3 APPLICATION
UTOPIA Level 3 Interface ATM Layer Device TxClk TxEnb TxClav TxSOC TxPrty TxData[7:0] PM5356 S/UNI-622-MAX TFCLK TENB TCA TSOC TPRTY TDAT[7:0] RXD+/SD RxClk RxEnb RxVal RxSOC RxPrty RxData[7:0] RFCLK RENB RVAL RSOC RPRTY RDAT[7:0] SYSSEL 1 TXD+/Optical Transceiver LIFSEL 1
Head Office: PMC-Sierra, Inc. 8555 Baxter Place Burnaby, B.C. V5A 4V7 Canada Tel: 604.415.6000 Fax: 604.415.6200
To order documentation, send email to: document@pmc-sierra.com or contact the head office, Attn: Document Coordinator
All product documentation is available on our web site at: http://www.pmc-sierra.com For corporate information, send email to: info@pmc-sierra.com
PMC-1981279 (R3) (c) 2001 PMC-Sierra, Inc.

▲Up To Search▲

Price & Availability of 1981279

	To Download 1981279 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .