Part Number Hot Search : 
50039 FZ1130 00001 FM220 BCP060T D15NF10 D1013 A170RPE
Product Description
Full Text Search
 

To Download 1991223 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 PM3386 S/UNI(R)-2xGE Dual Gigabit Ethernet Controller
FEATURES
* Two port full-duplex Gigabit Ethernet Controller with an industry standard POS-PHY Level 3TM system interface. * Provides direct connection to optics. * Connection to copper Gigabit Ethernet physical layer devices via two GMII interfaces. * Incorporates dual SERDES, compatible to IEEE 802.3 1998 PMA physical layer specification. * Supports dual IEEE 802.3 -1998 GMII/TBI interfaces for connection to copper Gigabit Ethernet physical layer devices. * Provides dual standard IEEE 802.3 Gigabit Ethernet MACs for frame verification. * Provides on-chip data recovery and clock synthesis. * Provides eight unicast exact-match address filters to filter frames based on DA, SA, or VID. * Each address filter can indicate whether to accept or discard based on a match. * Provides 64-group multicast address filter. * Internal 16 kbyte TX and 64 kbyte RX FIFOs to accommodate system latencies. * SATURN(R) compatible interface for Packet-Over-SONET Physical Layer and Link Layer devices Level 3 (POSPHY Level 3 system interface). * Line side loopback for system level diagnostic capability. * 16 bit generic microprocessor interface for device initialization, control, register and per port statistics access. * Minimum frame size 64 bytes. Supports jumbo frames up to 9.6 kbytes. * Supports big endian data formats. * Programmable inter-packet gap (IPG). * Loopback for diagnostic capability through GMAC. * Minimum 58 minutes before rollover. * Provides statistic counters to support SNMP and RMON implementations.
POS-PHY LEVEL 3 SYSTEM INTERFACE
* Standard OC-48 bandwidth Packet/Cell interface. * Compatible with PMC-Sierra devices supporting POS-PHY Level 3, including: * PM5381 S/UNI(R)-2488 ATM and POS physical layer device. * PM5358 S/UNI(R)-4x622 single channel OC-48c device with integrated analog. * PM7390 S/UNI-MACH-48 multiservice access device for channelized interfaces. * PM5382 S/UNI-16x155 sixteen channel OC-3c framer with integrated analog and POS-PHY Level 3 and UTOPIA Level 3 interface. * POS-PHY Level 3 provides connection to upper layer device at data rates up to 2,400 Mbit/s.
FLOW CONTROL
* Option to support IEEE 802.3-1998 flow control at each Ethernet port. * Programmable watermarks for full/empty FIFO conditions. * Automatic generation of pause frames based on FIFO fill levels. * Upper layer device can flow control Ethernet ports using side-band or host signaling to cause generation of a Pause frame. * Provides per-port side-band Pause state indication for upstream devices. * Loss-less flow control on all valid frames up to 9.6 kbytes.
STATISTICS
* 40 bit counters are used to ensure rollover compliance with IEEE 802.3-1998.
BLOCK DIAGRAM
POS-PHY Level 3
PAUSE [1:0] PAUSED [1:0] RFCLK RENB RDAT[31:0] RMOD[1:0] RPRTY RVAL RSOP REOP RERR RSX
MDC MDIO RX_CLK RX_DV RX_ER RXD [7:0] GTX_CLK TX_EN TX_ER TXD [7:0]
Ethernet Statistics
Enhanced Gigabit MAC Flow Ctrl / Auto-Negotiation Address Filtering
Ingress Interface
GMII Interface
POS PHY Ingress FIFO Gigabit Media Access Controller
GIGABIT ETHERNET MAC
* Verifies frame integrity (FCS and length checks). * Errored frames can be filtered or passed to a higher layer device. * Automatic Base Page Autonegotiation, extended Autonegotiation (Next Page) supported via host. * Egress Ethernet frame encapsulation (pad to minimum size, add preamble, IFG and CRC generation). * Supports Ethernet 2.0, IEEE 802.3 LLC and IEEE 802.3 SNAP/LLC encoding formats, and VLAN tagged frames.
RXD +/-
Data Recovery/ Serial to Parallel 8B/10B Encoder/ Decoder
Egress Interface
DTPA[1:0] STPA PTPA TADR TFCLK TENB TDAT[31:0] TMOD[1:0] TPRTY TSOP TEOP TERR TSX
SD CLK125
PLL Clock Multiply
TXD +/-
Parallel to Serial SERDES PCS MAC
POS PHY Egress FIFO
ATP[3:0]
Microprocessor Interface
JTAG
PMD_SEL [1:0]
RSTB
ALE CSB WDB RDB
TRSTB
TMS
INTB A [11:0]
PMC-1991223 (R4)
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE
D [15:0]
TDO
TCK
TDI
(c) Copyright PMC-Sierra, Inc. 2001
Preliminary PM3386 S/UNI(R)-2xGE
Dual Gigabit Ethernet Controller
* Supports point-to-point POS-PHY Level 3 applications. * 32 bit data at 104 MHz. * In-band addressing for dual port PHY support. * Industrial temperature range (-40 C to +85 C). * Provides a standard 5 signal P1149.1 JTAG test port for boundary scan board test purposes. Edge and Core Routers. Multi-Service Switches. SONET/SDH Transport Equipment. Ethernet over SONET uplinks. Gigabit Ethernet ports for Optical Cross Connects. * Gigabit Ethernet Access IADs. * Gigabit Ethernet Test Equipment. * * * * *
PACKAGING
* Packaged in a 352-pin UBGA. * Implemented in low power 1.8 V CMOS technology with 3.3 V compatible I/O.
APPLICATIONS
* POS-PHY Level 3 provides consistent system interface for multiple PHY types.
TYPICAL APPLICATIONS
SAMPLE LINE CARDS LINKED WITH POS-PHY LEVEL 3 INTERFACE
Gigabit Ethernet
Twisted Pair Mag
POS-PHY Level 3 Bus
Line Card # 1
Upper Layer Device(s)
Scheduler
Switch Fabric
TXD +/Optical Transceiver RXD +/PM3386 S/UNI-2xGE
Copper GE PHY
Classification Forwarding GMII
Gigabit Ethernet
Switch Fabric Device
Line Card # 2
Upper Layer Device(s)
Scheduler
TXD +/-
OC-48
Optical Transceiver RXD +/-
PM5381 S/UNI-2488 Classification Forwarding
Switch Fabric Device
OC-12
Optical Transceiver
Line Card # n
Upper Layer Device(s)
Scheduler
OC-12
Optical Transceiver PM5380 S/UNI-4x622 Optical Transceiver
OC-12
Optical Transceiver
Classification Forwarding
OC-12
ETHERNET OVER SONET
S/UNI 2xGE
SFF Optics Serdes Layer 2 GMAC Line/ (x2)
I/F FPGA I/FFPGA
UL3/
EOS Function
S/UNI 2488
Serdes
Path O/H
SFF Optics
Section
OPTIONAL RAM PL3 UL3/PP Slave L3 SLAVE
APS
UL3/PL3 PL3 32-Bit 32Master
EOS
MASTER
FIFO
UL3/PL3 PL3 32-Bit 32-Bit Master
PL3 Slave
Section
SONET Line/ Line/ Section
RAM UL3/PP SFF L3 Optics SLAVE
Statistics
RAM I/F
APS
Optional Ram
Head Office: PMC-Sierra, Inc. 8555 Baxter Place Burnaby, B.C. V5A 4V7 Canada Tel: 604.415.6000 Fax: 604.415.6200
To order documentation, send email to: document@pmc-sierra.com or contact the head office, Attn: Document Coordinator
All product documentation is available on our web site at: http://www.pmc-sierra.com For corporate information, send email to: info@pmc-sierra.com
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE
PMC-1991223 (R4) (c) Copyright PMC-Sierra, Inc. 2001. All rights reserved. SATURN and S/UNI are registered trademarks and POS-PHY Level 3 is a trademark of PMC-Sierra, Inc.


▲Up To Search▲   

 
Price & Availability of 1991223

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X