View ICS8633-01_986889.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PRELIMINARY
Integrated Circuit Systems, Inc.
ICS8633-01
1-TO-3 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY BUFFER
FEATURES
* 3 differential 3.3V LVPECL outputs * Selectable differential clock inputs * CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL * Output frequency range: 31.25MHz to 700MHz * Input frequency range: 31.25MHz to 700MHz * VCO range: 250MHz to 700MHz * External feedback for "zero delay" clock regeneration * Cycle-to-cycle jitter: 25ps (maximum) * Output skew: 25ps (typical) * PLL reference zero delay: 50ps 100ps * 3.3V operating supply * 0C to 70C ambient operating temperature * Industrial temperature information available upon request
GENERAL DESCRIPTION
The ICS8633-01 is a high performance 1-to-3 Differential-to-3.3V LVPECL Zero Delay Buffer HiPerClockSTM and a member of the HiPerClockSTM family of High Performance Clock Solutions from ICS. The ICS8633-01 has two selectable clock inputs. The CLKx, nCLKx pairs can accept most standard differential input levels. Utilizing one of the outputs as feedback to the PLL, output frequencies up to 700MHz can be regenerated with zero delay with respect to the input. Dual reference clock inputs support redundant clock or multiple reference applications.
ICS
BLOCK DIAGRAM
PLL_SEL
PIN ASSIGNMENT
/4, /8 Q0 nQ0 0 Q1 nQ1 1 Q2 nQ2 PLL_SEL VCC SEL0 SEL1 CLK0 nCLK0 CLK1 nCLK1 CLK_SEL MR VCC nFB_IN FB_IN VEE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 VCCA VEE VEE VCCO VCCO Q2 nQ2 Q1 nQ1 Vcco Vcco Q0 nQ0 VEE
CLK0 nCLK0 CLK1 nCLK1 CLK_SEL FB_IN nFB_IN
0 1
PLL
SEL0 SEL1 MR
ICS8633-01
28-Lead, 209-MIL SSOP 5.3mm x 10.2mm x 1.75mm body package F Package Top View
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.
8633AF-01
www.icst.com/products/hiperclocks.html
1
REV. A DECEMBER 2, 2004
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS8633-01
1-TO-3 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY BUFFER
Type Description Selects between the PLL and the reference clock as the input to the dividers. When HIGH, selects PLL. When LOW, selects reference clock. LVCMOS / LVTTL interface levels. Core supply pins.
TABLE 1. PIN DESCRIPTIONS
Number 1 2, 11 3 4 5 6 7 8 9 Name PLL_SEL VCC SEL0 SEL 1 CLK0 nCLK0 C LK 1 nCLK1 CLK_SEL Input Power Input Input Input Input Input Input Input
Pullup
Pulldown Determines output divider values in Table 3. LVCMOS / LVTTL interface levels. Pulldown Determines output divider values in Table 3. LVCMOS / LVTTL interface levels. Pulldown Non-inver ting differential clock input. Pullup Pullup Pulldown Inver ting differential clock input. Inver ting differential clock input. Pulldown Non-inver ting differential clock input. Clock select input. When LOW, selects CLK0, nCLK0. When HIGH, selects CLK1, nCLK1. LVCMOS / LVTTL interface levels. Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inver ted outputs nQx to go Pulldown high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS / LVTTL interface levels. Pullup Feedback input to phase detector for regenerating clocks with "zero delay".
10
MR
Input
12 13 14, 15, 26, 27 16, 17 18, 19, 24, 25 20, 21 22, 23 28
nFB_IN FB_IN VEE nQ0, Q0 VCCO nQ1, Q1 nQ2, Q2 VCCA
Input Input Power Output Power Output Output Power
Pulldown Feedback input to phase detector for regenerating clocks with "zero delay". Negative supply pins. Differential output pair. LVPECL interface levels. Output supply pins. Differential output pair. LVPECL interface levels. Differential output pair. LVPECL interface levels. Analog supply pin.
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
TABLE 2. PIN CHARACTERISTICS
Symbol CIN RPULLUP RPULLDOWN Parameter Input Capacitance Input Pullup Resistor Input Pulldown Resistor Test Conditions Minimum Typical 4 51 51 Maximum Units pF K K
TABLE 3A. CONTROL INPUT FUNCTION TABLE
Inputs SEL1 SEL0 0 0 1 0 1 0 Reference Frequency Range (MHz)* 250 - 700 125 - 350 62.5 - 175 Outputs PLL_SEL = 1 PLL Enable Mode Q0:Q2, nQ0:nQ2 /1 /1 /1 /1
TABLE 3B. PLL BYPASS FUNCTION TABLE
Inputs SEL1 SEL0 0 0 1 1 0 1 0 1 Outputs PLL_SEL = 0 PLL Bypass Mode Q0:Q2, nQ0:nQ2 /4 /4 /4 /8
1 1 31.25 - 87.5 *NOTE: VCO frequency range for all configurations above is 250MHz to 700MHz.
8633AF-01
www.icst.com/products/hiperclocks.html
2
REV. A DECEMBER 2, 2004
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS8633-01
1-TO-3 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY BUFFER
4.6V -0.5V to VCC + 0.5V 50mA 100mA 49C/W (0 lfpm) -65C to 150C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, VCC Inputs, VI Outputs, IO Continuous Current Surge Current Package Thermal Impedance, JA Storage Temperature, TSTG
TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, VCC = VCCA = VCCO = 3.3V5%, TA = 0C TO 70C
Symbol VCC VCCA VCCO I EE ICCA Parameter Core Supply Voltage Analog Supply Voltage Output Supply Voltage Power Supply Current Analog Supply Current Test Conditions Minimum 3.135 3.135 3.135 Typical 3.3 3.3 3.3 Maximum 3.465 3.465 3.465 150 15 Units V V V mA mA
TABLE 4B. LVCMOS/LVTTL DC CHARACTERISTICS, VCC = VCCA = VCCO = 3.3V5%, TA = 0C TO 70C
Symbol Parameter VIH VIL IIH Input High Voltage Input Low Voltage Input High Current SEL0, SEL1, CLK_SEL, MR PLL_SEL IIL Input Low Current SEL0, SEL1, CLK_SEL, MR PLL_SEL VCC = VIN = 3.465V VCC = VIN = 3.465V VCC = 3.465V, VIN = 0V VCC = 3.465V, VIN = 0V -5 -150 Test Conditions Minimum 2 -0.3 Typical Maximum VCC + 0.3 0.8 150 5 Units V V A A A A
TABLE 4C. DIFFERENTIAL DC CHARACTERISTICS, VCC = VCCA = VCCO = 3.3V5%, TA = 0C TO 70C
Symbol IIH IIL VPP Parameter Input High Current Input Low Current CLK0, CLK1, FB_IN nCLK0, nCLK1, nFB_IN CLK0, CLK1, FB_IN nCLK0, nCLK1, nFB_IN Test Conditions VCC = VIN = 3.465V VCC = VIN = 3.465V VCC = 3.465V, VIN = 0V VCC = 3.465V, VIN = 0V -5 -150 0.15 1.3 Minimum Typical Maximum 150 5 Units A A A A V V
Peak-to-Peak Input Voltage
VCMR Common Mode Input Voltage; NOTE 1, 2 VEE + 0.5 VCC - 0.85 NOTE 1: For single ended applications, the maximum input voltage for CLK0, nCLK0 and CLK1, nCLK1 is VCC + 0.3V. NOTE 2: Common mode voltage is defined as VIH.
8633AF-01
www.icst.com/products/hiperclocks.html
3
REV. A DECEMBER 2, 2004
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS8633-01
1-TO-3 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY BUFFER
Test Conditions Minimum VCCO - 1.4 VCCO - 2.0 0.6 Typical Maximum VCCO - 0.9 VCCO - 1.7 1.0 Units V V V
TABLE 4D. LVPECL DC CHARACTERISTICS, VCC = VCCA = VCCO = 3.3V5%, TA = 0C TO 70C
Symbol VOH VOL VSWING Parameter Output High Voltage; NOTE 1 Output Low Voltage; NOTE 1 Peak-to-Peak Output Voltage Swing
NOTE 1: Outputs terminated with 50 to VCCO - 2V.
TABLE 5. INPUT FREQUENCY CHARACTERISTICS, VCC = VCCA = VCCO = 3.3V5%, TA = 0C TO 70C
Symbol fIN Parameter Input Frequency CLK0, nCLK0, CLK1, nCLK1 Test Conditions PLL_SEL = 1 PLL_SEL = 0 Minimum 31.25 Typical Maximum 700 700 Units MHz MHz
TABLE 6. AC CHARACTERISTICS, VCC = VCCA = VCCO = 3.3V5%, TA = 0C TO 70C
Symbol fMAX tPD Parameter Output Frequency Propagation Delay; NOTE 1 PLL Reference Zero Delay; NOTE 2, 4 Output Skew; NOTE 3, 4 Cycle-to-Cycle Jitter ; NOTE 4, 6 Phase Jitter ; NOTE 4, 5, 6 PLL Lock Time Output Rise/Fall Time 20% to 80% @ 50MHz 300 TBD PLL_SEL = 0V, 700MHz PLL_SEL = 3.3V 2.8 -50 50 25 25 50 1 700 Test Conditions Minimum Typical Maximum 700 4.9 150 Units MHz ns ps ps ps ps ms ps %
t(O) t sk(o) t jit(cc) t jit()
tL tR / tF
odc Output Duty Cycle 47 50 53 All parameters measured at fMAX unless noted otherwise. NOTE 1: Measured from the differential input crossing point to the differential output crossing point. NOTE 2: Defined as the time difference between the input reference clock and the average feedback input signal when the PLL is locked and the input reference frequency is stable. NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points. NOTE 4: This parameter is defined in accordance with JEDEC Standard 65. NOTE 5: Phase jitter is dependent on the input source used. NOTE 6: Characterized at VCO frequency of 622MHz.
8633AF-01
www.icst.com/products/hiperclocks.html
4
REV. A DECEMBER 2, 2004
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS8633-01
1-TO-3 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY BUFFER
PARAMETER MEASUREMENT INFORMATION
2V
V CC
VCC, VCCA, VCCO
Qx
SCOPE
LVPECL
VEE
nQx
nCLK0, nCLK1 V CLK0, CLK1 VEE
PP
Cross Points
V
CMR
-1.3V 0.165V
3.3V OUTPUT LOAD AC TEST CIRCUIT
DIFFERENTIAL INPUT LEVEL
nQx Qx nQy Qy
nQ0:nQ2 Q0:Q2
tcycle
n
tsk(o)
tjit(cc) = tcycle n -tcycle n+1
1000 Cycles
OUTPUT SKEW
80% Clock Outputs 80% VSW I N G 20% tR tF 20%
CYCLE-TO-CYCLE JITTER
nQ0:nQ2 Q0:Q2
Pulse Width t
PERIOD
odc =
t PW t PERIOD
OUTPUT RISE/FALL TIME
OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD
nCLK0, nCLK1
VOH VOL VOH VOL
nCLK0, nCLK1 CLK0, CLK1 nQ0:nQ2 Q0:Q2
tPD
CLK0, CLK1 nFB_IN FB_IN
t(O)
tjit(O) = t(O) -- t(O) mean = Phase Jitter
t(O) mean = Static Phase Offset
(where t(O) is any random sample, and t(O) mean is the average of the sampled cycles measured on controlled edges)
PROPAGATION DELAY
8633AF-01
PHASE JITTER & STATIC PHASE OFFSET
www.icst.com/products/hiperclocks.html
5
REV. A DECEMBER 2, 2004
tcycle n+1
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS8633-01
1-TO-3 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY BUFFER APPLICATION INFORMATION
WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS
Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF ~ VCC/2 is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio
of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and VCC = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.
VCC
R1 1K Single Ended Clock Input
CLKx
V_REF
nCLKx
C1 0.1u
R2 1K
FIGURE 1. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT
TERMINATION FOR LVPECL OUTPUTS
The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines. FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50 transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 2A and 2B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.
3.3V
Zo = 50
125 125
FOUT
FIN
Zo = 50 FOUT FIN
Zo = 50 50 1 RTT = Z ((VOH + VOL) / (VCC - 2)) - 2 o 50 VCC - 2V RTT
Zo = 50 84 84
FIGURE 2A. LVPECL OUTPUT TERMINATION
8633AF-01
FIGURE 2B. LVPECL OUTPUT TERMINATION
REV. A DECEMBER 2, 2004
www.icst.com/products/hiperclocks.html
6
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS8633-01
1-TO-3 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY BUFFER
POWER SUPPLY FILTERING TECHNIQUES
As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS8633-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. VCC, VCCA, and VCCO should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 3 illustrates how a 10 resistor along with a 10F and a .01F bypass capacitor should be connected to each VCCA pin.
3.3V VCC .01F VCCA .01F 10 F 10
FIGURE 3. POWER SUPPLY FILTERING
DIFFERENTIAL CLOCK INPUT INTERFACE
The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both VSWING and VOH must meet the VPP and VCMR input requirements. Figures 4A to 4D show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in Figure 4A, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.
3.3V 3.3V
3.3V 1.8V
Zo = 50 Ohm
Zo = 50 Ohm CLK Zo = 50 Ohm nCLK LVHSTL ICS HiPerClockS LVHSTL Driver R1 50 R2 50
R3 50 LVPECL Zo = 50 Ohm
CLK
nCLK
HiPerClockS Input
HiPerClockS Input
R1 50
R2 50
FIGURE 4A. HIPERCLOCKS CLK/nCLK INPUT DRIVEN ICS HIPERCLOCKS LVHSTL DRIVER
BY
FIGURE 4B. HIPERCLOCKS CLK/nCLK INPUT DRIVEN 3.3V LVPECL DRIVER
BY
3.3V 3.3V 3.3V R3 125 Zo = 50 Ohm CLK Zo = 50 Ohm nCLK LVPECL R1 84 R2 84 HiPerClockS Input R4 125
3.3V
3.3V
LVDS_Driv er
Zo = 50 Ohm
CLK
R1 100
nCLK
Receiv er
Zo = 50 Ohm
FIGURE 4C. HIPERCLOCKS CLK/nCLK INPUT DRIVEN 3.3V LVPECL DRIVER
8633AF-01
BY
FIGURE 4D. HIPERCLOCKS CLK/nCLK INPUT DRIVEN 3.3V LVDS DRIVER
BY
www.icst.com/products/hiperclocks.html
7
REV. A DECEMBER 2, 2004
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS8633-01
1-TO-3 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY BUFFER
mination example is shown in this schematic. Additional termination approaches are shown in the LVPECL Termination Application Note.
APPLICATION SCHEMATIC EXAMPLE
Figure 5 shows an example of ICS8633-01 application schematic. The CLK/nCLK input can be driven by several types of differential input levels. In this example, the input is driven by a 3.3V LVPECL driver. For the LVPECL output drivers, a terVCC
R7
VCCA
Zo = 50 Ohm
10
C16 10u
+
C11 0.01u
Zo = 50 Ohm
VCC
3.3V
Zo = 50 Ohm
-
U1
PLL_SEL SEL0 SEL1
ICS8633-01
28 27 26 25 24 23 22 21 20 19 18 17 16 15
LVPECL_input
Zo = 50 Ohm
CLK_SEL
3.3V PECL Driv er
R8 50
R9 50
1 2 3 4 5 6 7 8 9 10 11 12 13 14
PLL_SEL VCC SEL0 SEL1 CLK0 nCLK0 CLK1 nCLK1 CLK_SEL MR VCC nFB_IN FB_IN VEE
VCCA VEE VEE VCCO VCCO Q2 nQ2 Q1 nQ1 VCCO VCCO Q0 nQ0 VEE
VCCO
R5 50
R4 50
R6 50
Output Termination Example
VCC
R10 50
RU3 1K
RU2 SP
RU4 1K
RU5 SP
CLK_SEL PLL_SEL SEL0 SEL1
R2 50
R1 50
Bypass capacitor located near the power pins
VCC=3.3V
R3 50
VCCO=3.3V
(U1-11)
(U1-18)
VCCO
(U1-2)
VCC
(U1-19)
(U1-24)
(U1-25)
RD2 1K
RD3 SP
RD4 SP
RD5 1K
C1 0.1uF
C6 0.1uF
C2 0.1uF
C4 0.1uF
C5 0.1uF
C7 0.1uF
SP = Spare Footprint
FIGURE 5. ICS8633-01 LVPECL ZERO DELAY BUFFER SCHEMATIC EXAMPLE
8633AF-01
www.icst.com/products/hiperclocks.html
8
REV. A DECEMBER 2, 2004
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS8633-01
1-TO-3 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY BUFFER POWER CONSIDERATIONS
This section provides information on power dissipation and junction temperature for the ICS8633-01. Equations and example calculations are also provided.
1. Power Dissipation. The total power dissipation for the ICS8633-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for VCC = 3.3V + 5% = 3.465V, which gives worst case results. NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.
* *
Power (core)MAX = VCC_MAX * IEE_MAX = 3.465V * 150mA = 519.75mW Power (outputs)MAX = 30mW/Loaded Output pair If all outputs are loaded, the total power is 3 * 30mW = 90mW
Total Power_MAX (3.465V, with all outputs switching) = 519.75mW + 90mW = 609.75mW
2. Junction Temperature. Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockSTM devices is 125C.
The equation for Tj is as follows: Tj = JA * Pd_total + TA Tj = Junction Temperature JA = Junction-to-Ambient Thermal Resistance Pd_total = Total Device Power Dissipation (example calculation is in section 1 above) TA = Ambient Temperature In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance JA must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 36C/W per Table 7 below. Therefore, Tj for an ambient temperature of 70C with all outputs switching is: 70C + 0.610W * 36C/W = 91.96C. This is well below the limit of 125C. This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).
TABLE 7. THERMAL RESISTANCE JA
FOR
28-PIN SSOP, FORCED CONVECTION
JA by Velocity (Linear Feet per Minute)
0
Multi-Layer PCB, JEDEC Standard Test Boards 49C/W
200
36C/W
500
30C/W
8633AF-01
www.icst.com/products/hiperclocks.html
9
REV. A DECEMBER 2, 2004
PRELIMINARY
Integrated Circuit Systems, Inc.
3. Calculations and Equations.
The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in Figure 6.
ICS8633-01
1-TO-3 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY BUFFER
VCCO
Q1
VOUT RL 50 VCCO - 2V
FIGURE 6. LVPECL DRIVER CIRCUIT
AND
TERMINATION
To calculate worst case power dissipation into the load, use the following equations which assume a 50 load, and a termination voltage of V - 2V.
CCO
*
For logic high, VOUT = V (V
CCO_MAX
OH_MAX
=V
CCO_MAX
- 0.9V
-V
OH_MAX
) = 0.9V =V - 1.7V
*
For logic low, VOUT = V (V
CCO_MAX
OL_MAX
CCO_MAX
-V
OL_MAX
) = 1.7V
Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low. Pd_H = [(V - (V - 2V))/R ] * (V
L
OH_MAX
CCO_MAX
CCO_MAX
-V
OH_MAX
) = [(2V - (V
CCO_MAX
-V
OH_MAX
))/R ] * (V
L
CCO_MAX
-V
OH_MAX
)=
[(2V - 0.9V)/50] * 0.9V = 19.2mW ))/R ] * (V
L
Pd_L = [(V
OL_MAX
- (V
CCO_MAX
- 2V))/R ] * (V
L
CCO_MAX
-V
OL_MAX
) = [(2V - (V
CCO_MAX
-V
OL_MAX
CCO_MAX
-V
OL_MAX
)=
[(2V - 1.7V)/50] * 1.7V = 10.2mW Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW
8633AF-01
www.icst.com/products/hiperclocks.html
10
REV. A DECEMBER 2, 2004
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS8633-01
1-TO-3 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY BUFFER RELIABILITY INFORMATION
TABLE 8. JAVS. AIR FLOW TABLE
FOR
28 LEAD SSOP
JA by Velocity (Linear Feet per Minute)
0
Multi-Layer PCB, JEDEC Standard Test Boards 49C/W
200
36C/W
500
30C/W
TRANSISTOR COUNT
The transistor count for ICS8633-01 is: 2969
8633AF-01
www.icst.com/products/hiperclocks.html
11
REV. A DECEMBER 2, 2004
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS8633-01
1-TO-3 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY BUFFER
28 LEAD SSOP
PACKAGE OUTLINE - F SUFFIX
FOR
TABLE 9. PACKAGE DIMENISIONS
SYMBOL N A A1 A2 b c D E E1 e L 0.55 0 0.05 1.65 0.22 0.09 9.90 7.40 5.00 0.65 BASIC 0.95 8 1.85 0.38 0.25 10.50 8.20 5.60 Millimeters Minimum 28 2.00 Maximum
Reference Document: JEDEC Publication 95, MO-150
8633AF-01
www.icst.com/products/hiperclocks.html
12
REV. A DECEMBER 2, 2004
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS8633-01
1-TO-3 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY BUFFER
Marking ICS8633AF-01 ICS8633AF-01 Package 28 Lead SSOP 28 Lead SSOP on Tape and Reel Count 46 per Tube 1000 Temperature 0C to 70C 0C to 70C
TABLE 10. ORDERING INFORMATION
Part/Order Number ICS8633AF-01 ICS8633AF-01T
The aforementioned trademark, HiPerClockSTM is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments. 8633AF-01
www.icst.com/products/hiperclocks.html
13
REV. A DECEMBER 2, 2004

▲Up To Search▲

Price & Availability of ICS8633-01

	To Download ICS8633-01 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .