View ON1308_995965.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS)
The MC54/ 74F568 and MC54/74F569 are fully synchronous, reversible counters with 3-state outputs. The F568 is a BCD decade counter; the F569 is a binary counter. They feature preset capability for programmable operation, carry lookahead for easy cascading, and a U/D input to control the direction of counting. For maximum flexibility there are both synchronous and master asynchronous reset inputs as well as both Clocked Carry (CC) and Terminal Count (TC) outputs. All state changes except Master Reset are initiated by the rising edge of the clock. A HIGH signal on the Output Enable (OE) input forces the output buffers into the high impedance state but does not prevent counting, resetting or parallel loading.
MC54/74F568 MC54/74F569
4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS)
FASTTM SCHOTTKY TTL
* 4-Bit Bidirectional Counting * * * * * *
F568 Decade Counter F569 Binary Counter Synchronous Counting and Loading Lookahead Carry Capability for Easy Cascading Preset Capability for Programmable Operation 3-State Outputs for Bus Organized Systems Master Reset (MR) Overrides All Other Inputs Synchronous Reset (SR) Overrides Counting and Parallel Loading
20 1
J SUFFIX CERAMIC CASE 732-03
20 1
N SUFFIX PLASTIC CASE 738-03
CONNECTION DIAGRAM
V CC 20 TC 19 CC 18 OE 17 O 0 16 O 1 15 O 2 14 O 3 13 CET 12 PE 11
20 1
DW SUFFIX SOIC CASE 751D-03
ORDERING INFORMATION
MC54FXXXJ Ceramic MC74FXXXN Plastic MC74FXXXDW SOIC
1 U/D 2 CP 3 P 0 4 P 1 5 P 2 6 P 3 7 CEP 8 MR 9 SR 10 GND
LOGIC SYMBOL
11 3 4 5 6
PE 1 U/D
P 0
P 1
P 2
P 3
7
CEP CC 18
12
CET TC 19
2
CP
17
OE MR SR O 0 O 1 O 2 O 3
8
9
16
15
14
13
FAST AND LS TTL DATA 4-364
MC54/74F568 * MC54/74F569
Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current -- High Output Current -- Low Parameter 54, 74 54 74 54, 74 54, 74 Min 4.5 - 55 0 Typ 5.0 25 25 Max 5.5 125 70 - 3.0 24 Unit V C mA mA
FUNCTIONAL DESCRIPTION The F568 counts modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) it will increment to 0 (LLLL) in the Up mode; in Down mode it will decrement from 0 to 9.The F569 counts in the modulo-16 binary sequence. From state 15 it will increment to state 0 in the Up mode; in the Down mode it will decrement from 0 to 15. The clock inputs of all flip-flops are driven in parallel through a clock buffer. All state changes (except due to Master Reset) occur synchronously with the LOWto-HIGH transition of the Clock Pulse (CP) input signal. The circuits have five fundamental modes of operation, in order of precedence: asynchronous reset, synchronous reset, parallel load, count and hold. Five control inputs -- Master Reset (MR), Synchronous Reset (SR), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) -- plus the Up/Down (U/D) input, determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces the flip-flop Q outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows the Q outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With MR, SR and PE HIGH, CEP and CET permit counting when both are LOW. Conversely, a HIGH signal on either CEP or CET inhibits counting. The F568 and F569 use edge-triggered flip-flops and changing the SR, PE, CEP , CET or U/D inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed. Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally HIGH and goes LOW providing CET is LOW, when the counter reaches zero in the Down mode, or reaches maximum (9 for the F568,15 for the F569) in the Up mode. TC will then remain LOW until a state change occurs, whether by counting or presetting, or until U/D or CET is changed. To implement synchronous multistage counters, the connections between the TC output and the CEP and CET inputs can provide either slow or fast carry propagation. Figure A shows the connections for simple ripple carry, in which the clock period must be longer than the CP to TC delay of the first stage, plus the cumulative CET to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure B are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 10 (F568) or 16 (F569) clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to TC delay of the first stage plus the CEP to CP setup time of the last stage. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters. For such applications, the Clocked Carry (CC) output is provided. The CC output is normally HIGH. When CEP, CET, and TC are LOW, the CC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again, as shown in the CC Truth Table. When the Output Enable (OE) is LOW, the parallel data outputs O0-O3 are active and follow the flip-flop Q outputs. A HIGH signal on OE forces O0-O3 to the High Z state but does not prevent counting, loading or resetting. LOGIC EQUATIONS: Count Enable = CEPCETPE Up ('F568): TC = Q0Q1Q2Q3(Up)CET ('F569): TC = Q0Q1Q2Q3(Up)CET Down (Both): TC = Q0Q1Q2Q3(Down)CET CC TRUTH TABLE
Inputs SR L X X X X H PE X L X X X H CEP X X H X X L CET X X X H X L TC* X X X X H L CP X X X X X Output CC H H H H H
* = TC is generated internally L = LOW Voltage Level H = HIGH Voltage Level
X = Don't Care = Low Pulse
FUNCTION TABLE
Inputs MR L h h h h h h SR X l h h h H H PE X X l h h H H CEP X X X l l H X CET X X X l l X H U/D X X X h l X X CP X X X Operating Mode Asynchronous reset Synchronous reset Parallel load Count up (increment) Count down (decrement) Hold (do nothing)
H = HIGH voltage level h = HIGH voltage level one setup prior to the Low-to-High Clock transition L = LOW voltage level l = LOW voltage level one setup prior to the Low-to-High clock transition X = Don't care = Low-to-High clock transition
FAST AND LS TTL DATA 4-365
LOGIC DIAGRAMS MC54/74F568 MC54/74F569
P 1 2 3 0 1 2 3
0
P
P
P
P
P
P
P
PE
PE
CEP
CEP
CET
CET
T
LD
T
LD
AT TC AF
AT TC
AF
MC54/74F568 * MC54/74F569
FAST AND LS TTL DATA
CC LD BF U/D DETAIL A DETAIL A CP ENF Q SR T BT ENF LD T BT BF UP UP DN DN SR CP C D UP DN CP C D DETAIL A DETAIL A ENF Q SR CP CP J CP K C D Q Q SR DETAIL A Q C D MR OE O 1 O 2 O 3 O 0 O 1
4-366
Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.
ENF
CC
U/D
UP
DETAIL A
DN
DETAIL A
SR
CP
CP
CP
J
CP
K
C D
Q
Q
SR
DETAIL A
Q
C D
MR
OE
O 0
O 2
O 3
MC54/74F568 * MC54/74F569
Figure A. Multistage Counter with Ripple Carry
COUNT CP CET TC CP CET TC CET TC CET TC CET
TO ALL STAGES
Figure B. Multistage Counter with Lookahead Carry
COUNT CP
CET TC L CP TO ALL STAGES
CEP CET TC
CEP CET TC
CEP CET TC
CEP CET
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits Symbol Parameter Min VIH VIL VIK VOH VOL IOZH IOZL IIH Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage 54, 74 Output HIGH Voltage 74 Output LOW Voltage Output OFF Current -- HIGH Output OFF Current -- LOW Input HIGH Current 100 Input LOW Current PE, CET Others Output Short Circuit Current (Note 2) Power Supply Current (ALL Outputs OFF) - 60 -1.2 -0.6 -150 67 2.7 3.3 0.3 0.5 50 - 50 20 V V A A A 2.4 3.3 2.0 0.8 - 1.2 Typ Max V V V V Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for All Inputs VCC = MIN, IIN = - 18 mA IOH = - 3.0 mA IOH = - 3.0 mA IOL = 24 mA VOUT = 2.7 V VOUT = 0.5 V VIN = 2.7 V VIN = 7.0 V VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX VCC = MAX Unit Test Conditions
IIL IOS ICC
mA mA mA
VCC = MAX, VIN = 0.5 V VOUT = 0 V VCC = MAX VCC = MAX
NOTES: 1. For conditions such as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. 2. Not more than one output should be shorted at a time, nor for more than 1 second.
FAST AND LS TTL DATA 4-367
MC54/74F568 * MC54/74F569
STATE DIAGRAMS MC54/74F568
0 1 2 3 0 1
MC54/74F569
2 3 4
15 10 9 11 14 13 15 4 13 14
5
6
7
8
7
6
5
12
12
11
10
9
8
COUNT DOWN COUNT UP
COUNT DOWN COUNT UP
AC CHARACTERISTICS
54 / 74F TA = + 25C VCC = + 5.0 V CL = 50 pF Symbol fmax tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPHL tPZH tPZL tPHZ tPLZ Parameter Maximum Clock Frequency Propagation Delay CP to On (PE HIGH or LOW) Propagation Delay CP to TC Propagation Delay CET to TC Propagation Delay U/D to TC (F568) Propagation Delay U/D to TC (F569) Propagation Delay CP to CC Propagation Delay CEP, CET to CC Propagation Delay MR to On Output Enable Time OE to On Output Disable Time OE to On Min 100 3.0 4.0 5.5 4.0 2.5 2.5 3.5 4.0 3.5 4.0 2.5 2.0 2.5 4.0 5.0 2.5 3.0 1.5 2.0 8.5 11.5 15.5 11 6.0 8.0 11 16 11 10.5 7.0 6.0 6.5 11 13 7.0 8.0 6.5 6.0 Max 54F TA = - 55 to + 125C VCC = 5.0 V 10% CL = 50 pF Min 60 3.0 4.0 5.5 4.0 2.5 2.5 3.5 4.0 3.5 4.0 2.5 2.0 2.5 4.0 5.0 2.5 3.0 1.5 2.0 10.5 14 18.5 13.5 8.0 10 13.5 19 13.5 13 9.0 8.0 8.5 13.5 15.5 9.0 10 8.5 8.0 Max 74F TA = 0 to + 70C VCC = 5.0 V 10% CL = 50 pF Min 85 3.0 4.0 5.5 4.0 2.5 2.5 3.5 4.0 3.5 4.0 2.5 2.0 2.5 4.0 5.0 2.5 3.0 1.5 2.0 9.5 13 17.5 12.5 7.0 9.0 12.5 18 12.5 12 8.0 7.0 7.5 12.5 14.5 8.0 9.0 7.5 7.0 Max Unit MHz ns ns ns ns ns ns ns ns ns ns
FAST AND LS TTL DATA 4-368
MC54/74F568 * MC54/74F569
AC OPERATING REQUIREMENTS
54 / 74F TA = + 25C VCC = + 5.0 V Symbol ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) ts(H) ts(L) ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) tw(H) tw(L) tw(L) trec Parameter Setup Time, HIGH or LOW Pn to CP Hold Time, HIGH or LOW Pn to CP Setup Time, HIGH or LOW CEP or CET to CP Hold Time, HIGH or LOW CEP or CET to CP Setup Time, HIGH or LOW PE to CP Hold Time, HIGH or LOW PE to CP Setup Time, HIGH or LOW U/D to CP (F568) Setup Time, HIGH or LOW U/D to CP (F569) Hold Time, HIGH or LOW U/D to CP Setup Time, HIGH or LOW SR to CP Hold Time, HIGH or LOW SR to CP CP Pulse Width HIGH or LOW MR Pulse Width, LOW MR Recovery Time Min 4.0 4.0 3.0 3.0 5.0 5.0 0 0 8.0 8.0 0 0 11 16.5 11 7.0 0 0 10 8.0 0 0 4.0 6.0 4.5 6.0 Max 54F TA = - 55C to + 125C VCC = 5.0 V 10% Min 5.5 5.5 3.5 3.5 7.0 7.0 0 0 10 10 0 0 13.5 18.5 13.5 10 0 0 12 10.5 0 0 6.0 8.0 6.0 8.0 Max 74F TA = 0C to + 70C VCC = 5.0 V 10% Min 4.5 4.5 ns 3.5 3.5 6.0 6.0 ns 0 0 9.0 9.0 ns 0 0 12.5 17.5 12.5 8.0 0 0 11 9.5 ns 0 0 4.5 6.5 5.0 7.0 ns ns ns ns ns ns Max Unit
FAST AND LS TTL DATA 4-369
Case 751D-03 DW Suffix 20-Pin Plastic SO-20 (WIDE) -A20 11
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. 3. CONTROLLING DIMENSION: MILLIMETER. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
-B1 10
P
0.25 (0.010)
M
B
M
5.
751D 01, AND 02 OBSOLETE, NEW STANDARD 751D 03.
10 PL
G R X 45 -TC K
M
SEATING PLANE
M D 20 PL
0.25 (0.010) T B
S
F
J
DIM A B C D F G J K M P R
MILLIMETERS MIN MAX
12.65 7.40 2.35 0.35 0.50 12.95 7.60 2.65 0.49 0.90
INCHES MIN MAX
0.499 0.292 0.093 0.014 0.020 0.510 0.299 0.104 0.019 0.035
1.27 BSC 0.25 0.10 0 10.05 0.25 0.32 0.25 7 10.55 0.75
0.050 BSC 0.010 0.004 0 0.395 0.010 0.012 0.009 7 0.415 0.029
A
S
Case 732-03 J Suffix 20-Pin Ceramic Dual In-Line
NOTES: 1. LEADS WITHIN 0.25 mm (0.010) DIA., TRUE POSITION AT SEATING PLANE, AT MAXIMUM
20 1
11
2.
MATERIAL CONDITION. DIM L TO CENTER OF LEADS WHEN FORMED PARALLEL.
10
3.
DIM A AND B INCLUDES MENISCUS.
B A F C L
N H D
SEATING PLANE
J M
G
K
DIM A B C D F G H J K L M N
MILLIMETERS MIN MAX
23.88 6.60 3.81 0.38 1.40 25.15 7.49 5.08 0.56 1.65
INCHES MIN MAX
0.940 0.260 0.150 0.015 0.055 0.990 0.295 0.200 0.022 0.065
2.54 BSC 0.51 0.20 3.18 1.27 0.30 4.06
0.100 BSC 0.020 0.008 0.125 0.050 0.012 0.160
7.62 BSC 0 0.25 15 1.02
0.300 BSC 0 0.010 15 0.040
Case 738-03 N Suffix 20-Pin Plastic -A20 1 11 10
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. 3. CONTROLLING DIMENSION: INCH. DIMENSION L" TO CENTER OF LEAD WHEN FORMED PARALLEL.
B C L
4.
DIMENSION B" DOES NOT INCLUDE MOLD FLASH.
5.
738 02 OBSOLETE, NEW STANDARD 738 03.
-TSEATING PLANE
K E G F D 20 PL
0.25 (0.010)
M
N
M J 20 PL
0.25 (0.010) T A
M M
T
B
M
DIM A B C D E F G J K L M N
MILLIMETERS MIN MAX
25.66 6.10 3.81 0.39 27.17 6.60 4.57 0.55
INCHES MIN MAX
1.010 0.240 0.150 0.015 1.070 0.260 0.180 0.022
1.27 BSC 1.27 1.77
0.050 BSC 0.050 0.070
2.54 BSC 0.21 2.80 0.38 3.55
0.100 BSC 0.008 0.110 0.015 0.140
7.62 BSC 0 0.51 15 1.01
0.300 BSC 0 0.020 15 0.040
FAST AND LS TTL DATA 4-370
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
Literature Distribution Centers: USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.
FAST AND LS TTL DATA 4-371

▲Up To Search▲

Price & Availability of ON1308

	To Download ON1308 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .