 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| SPICE Device Model SI6966EDQ Vishay Siliconix N-Channel 2.5-V (G-S) MOSFET, ESD Protected CHARACTERISTICS * N-Channel Vertical DMOS * Macro Model (Subcircuit Model) * Level 3 MOS * Apply for both Linear and Switching Application * Accurate over the -55 to 125C Temperature Range * Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics DESCRIPTION The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125C temperature ranges under the pulsed 0 to 5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage. A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched Cgd model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device. SUBCIRCUIT MODEL SCHEMATIC This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits. Document Number: 70074 22-Oct-04 www.vishay.com 1 SPICE Device Model SI6966EDQ Vishay Siliconix SPECIFICATIONS (TJ = 25C UNLESS OTHERWISE NOTED) Parameter Static Gate Threshold Voltage On-State Drain Currenta Drain-Source On-State Resistancea Forward Transconductancea Schottky Diode Forward Voltagea VGS(th) ID(on) rDS(on) gfs VSD VDS = VGS, ID = 250 A VDS 5 V, VGS = 4.5 V VGS = 4.5 V, ID = 5.2 A VGS = 2.5 V, ID = 4.5 A VDS = 10 V, ID = 5.2 A IS = 1.25 A, VGS = 0 V IS = 1.25 A, VGS = 0 V, Tj = 125C 0.923 120 0.02 0.027 19.5 0.65 0.57 V A S V Symbol Test Conditions Typical Unit Dynamicb Total Gate Chargeb Gate-Source Charge Gate-Drain Charge b b Qg Qgs Qgd td(on) tr td(off) tf trr IF = 1.25 A, di/dt = 100 A/s VDD = 10 V, RL = 10 ID 1 A, VGEN = 4.5 V, RG = 6 VDS = 15 V, VGS = 4.5 V, ID = 5.2 A 13.4 2.1 5.7 0.35 76 131 290 210 ns nC Turn-On Delay Timeb Rise Timeb Turn-Off Delay Timeb Fall Timeb Source-Drain Reverse Recovery Time Notes a. Pulse test; pulse width 300 s, duty cycle 2%. b. Guaranteed by design, not subject to production testing. www.vishay.com 2 Document Number: 70074 22-Oct-04 SPICE Device Model SI6966EDQ Vishay Siliconix COMPARISON OF MODEL WITH MEASURED DATA (TJ=25C UNLESS OTHERWISE NOTED) Document Number: 70074 22-Oct-04 www.vishay.com 3 |
Price & Availability of SI6966EDQ
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |