View XRD64L43AIV_1338287.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Preliminary
XRD64L43
Dual 10-Bit 40MSPS CMOS ADC
July 2003
FEATURES
APPLICATIONS
* 10-Bit Resolution * Two Monolithic Complete 10-Bit ADCs * * * * * * * * * * *
40 MSPS Conversion Rate On-Chip Track-and-Hold On-Chip Voltage Reference Low 5 pF Input Capacitance TTL/CMOS Outputs Tri-State Output Buffers Single +3.0V Power Supply Operation Low Power Dissipation: 200mW-typ @ 2.7V Power Down Mode Less Than 5mW 75dB Crosstalk (fin=1.0MHz) -40C to +85C Operation Temperature Range
* Medical Imaging * Instrumentation * Data Aquisition Systems * Digital Comunications
BENEFITS
* * * *
Reduction of Components Reduction of System Cost High Performance @ Low Power Dissipation Long Term Time and Temperature Stability
GENERAL DESCRIPTION The XRD64L43 is two 10-bit, monolithic, 40 MSPS ADCs. Manufactured using a standard CMOS process, the XRD64L43 offers low power, low cost and excellent performance. The on-chip track-and-hold amplifier(T/H) and voltage reference (VREF) eliminate the need for external active components, requiring only an external ADC conversion clock for the application. The XRD64L43 analog input can be driven with ease due to the high input impedance. The design architecture uses 17 time- interleaved 10bit SAR ADCs in each converter to achieve high conversion rate of 40 MSPS minimum. In order to insure and maintain accurate 10-bit operation with respect to time and temperature, XRD64L43 incorporates an auto-calibration circuit which continuously adjusts and matches the offset and linearity of each ADC. This auto-calibration circuit is transparent to the user after the initial 4.2ms calibration (168,000 initial clock cycles). The power dissipation is only 200mW at 40 MSPS with +2.7V power supply. The digital output data is straight binary format, and the tristate disable function is provided for common bus interface. The XRD64L43 internal reference provides cost savings and simplifies the design/development. The output voltage of the internal reference is set by two external resistors. The internal reference can be disabled if an external reference is used for a power savings of 50mW.
ORDERING INFORMATION
Part Number XRD64L43AIV Package Type 64-Lead LQFP Temperature Range -40C to +85C
Rev. P1.00 EXAR Corporation, 48720 Kato Road, Fremont, CA 94538 * (510) 668-7000 * FAX (510) 668-7017
XRD64L43
Preliminary
VINA+VINA-
Bandgap
10 Bit A/D's
ADC A
A/D 1a
VBG
VFBK VRHF VRHS
+
A/D 17a
11
DA9 - DA0, OTRA TRI_A DIFF SYNCO PD CKIN
K
CONTROL LOGIC
VRLS VRLF
10 Bit A/D's
ADC B
A/D 1b
VCMO
+
11
DB9 - DB0, OTRB TRI_B
-
A/D 17b
VINB+VINB-
Figure 1. XRD64L43 Simplified Block Diagram
Rev. P1.00
2
Preliminary
XRD64L43
DOGND
DOVDD
DGND
DVDD
OTRA
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
OTRB
33
DA9
DA8
DA7
DA6
DA5
DA4
DA3
DA2
DA1
DA0
VCM0 DGND AGND AVDD AGND AGND VINBVINB+ AGND VINA+ VINAAGND AVDD AVDD AGND AGND
DB9 DB8 DB7 DB6 DB5 DB4 DB3 DGND DOVDD DOGND DB2 DB1 DB0 SYNCO CKIN TRI_A
49
50
51
52
53
54
55
XRD64L43
56
57
58
59
60
61
62
63
64
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
DGND
DGND
AGND
AGND
DVDD
TRI_B
VRHS
VRHF
VRHF
VFBK
VRLS
VRLF
VRLF
VBG
PD
Rev. P1.00
3
DIFF
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
XRD64L43
PIN DESCRIPTION
Pin # 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 Symbol VBG VFBK VRHS VRHF VRHF VRLF VRLF VRLS AGND AGND DGND DGND PD DVDD TRI_B DIFF TRI_A CKIN SYNCO DB0 DB1 DB2 DOGND DOVDD DGND DB3 DB4 DB5 DB6 DB7 DB8 DB9 OTRB DA0 DA1 DA2 DA3 DA4 DOVDD DOGND DVDD
Preliminary
Description Bandgap Voltage Output Analog Reference Feedback Top Voltage Reference Sense Top Voltage Reference Force Top Voltage Reference Force Bottom Voltage Reference Force Bottom Voltage Reference Force Bottom Voltage Reference Sense Analog Ground Analog Ground Digital Ground Digital Ground Power Down, Active High Digital Supply Voltage Tri-state for the B Channel Outputs, Active High Hi=Differential Mode, Lo=Single-Ended Mode Tri-state for the A Channel Outputs, Active High Clock Input Data Valid Output (Rising Edge) Digital Output Bit 0 (LSB) ADC B Digital Output Bit 1 ADC B Digital Output Bit 2 ADC B Digital Output Ground Digital Output Supply Voltage Digital Ground Digital Output Bit 3 ADC B Digital Output Bit 4 ADC B Digital Output Bit 5 ADC B Digital Output Bit 6 ADC B Digital Output Bit 7 ADC B Digital Output Bit 8 ADC B Digital Output Bit 9 (MSB) ADC B Over Range Digital Output Bit ADC B Digital Output Bit 0 (LSB) ADC A Digital Output Bit 1 ADC A Digital Output Bit 2 ADC A Digital Output Bit 3 ADC A Digital Output Bit 4 ADC A Digital Output Supply Voltage Digital Output Ground Digital Supply Voltage
Rev. P1.00
4
Preliminary
PIN DESCRIPTION (CONT'D)
Pin # 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 Symbol DGND DA5 DA6 DA7 DA8 DA9 OTRA VCMO DGND AGND AVDD AGND AGND VINBVINB+ AGND VINA+ VINAAGND AVDD AVDD AGND AGND Description Digital Ground Digital Output Bit 5 ADC A Digital Output Bit 6 ADC A Digital Output Bit 7 ADC A Digital Output Bit 8 ADC A Digital Output Bit 9 ADC A Over Range Digital Output Bit ADC A Differential Common Mode Voltage Output Digital Ground Analog Ground Analog Supply Voltage Analog Ground Analog Ground Analog Input B(-) Analog Input B(+) Analog Ground Analog Input A(+) Analog Input A(-) Analog Ground Analog Supply Voltage Analog Supply Voltage Analog Ground Analog Ground
XRD64L43
Rev. P1.00
5
XRD64L43
Preliminary
ELECTRICAL CHARACTERISTICS TABLE (CONT'D) Test Conditions (Unless Otherwise Specified) TA = 25C AVDD = DVDD = +3.0V, VIN = GND to +2.5V, VRLF = GND, VRHF = +2.5V and Fs = 40 MSPS, 50% Duty Cycle, Differential Input Mode
Symbol Parameter Min. Typ. Max. Unit Conditions
DC ACCURACY DNL INL MON FSE ZSE Differential Non-Linearity Integral Non-Linearity Monotonicity Full Scale Error Zero Scale Error -0.75 +/-0.25 +/-0.5 No Missing Codes +10 5 mV mV 0.75 LSB LSB Guaranteed by Test Note 1 Single Ended Mode
ANALOG INPUT INVR INRES INCAP INBW Input Voltage Range Input Resistance Input Capacitance Input Bandwidth 1 20 5 400
VRHS - VRLS
V KOhms pF MHz
VRLF Grounded
-1dB Small Signal
REFERENCE INPUT, INTERNAL BANDGAP REFERENCE AND REFERENCE BUFFER RLADDER RSENSE RLADTCO VBG Ladder Resistance Sense Resistance Ladder Resistance Tempco Bandgap Output Voltage Range VBGTC Bandgap Reference Tempco VRLF VRHF VRHF External Reference 0.0 VRLF+ 1.0 VRLF+ 1.0 VRHF PSRR Internal Reference Buffer VCMO, Common Mode Voltage VCMO Isource Notes:
1
100
125 2 +0.8
150
Ohms Ohms Ohms/C
Note 1
1.15
1.25
1.35
V
30
ppm/C
0.0
2.0 AVdd-0.3
V V V mV/V Internal Reference Buffer External
2.5 6
AVdd
Common Mode Voltage Current Source
1.15 200
1.25 500
1.35
V uA
Full Scale ADC reference is VRHS - VRLS.
Rev. P1.00
6
Preliminary
XRD64L43
ELECTRICAL CHARACTERISTICS TABLE (CONT'D) Test Conditions (Unless Otherwise Specified) TA = 25C AVDD = DVDD = +3.0V, VIN = GND to +2.5V, VRLF = GND, VRHF = +2.5V and Fs = 40MSPS, 50% Duty Cycle, Differential Input Mode
Symbol Parameter Min. Typ. Max. Unit Conditions
DYNAMIC PERFORMANCE Fs = 40MHz SNR Signal-to-Noise Ratio fin = 1.0 MHz fin = 4.0 MHz fin = 10.0 MHz SINAD Signal-to Noise and Distortion fin = 1.0 MHz fin = 4.0 MHz fin = 10 MHz ENOB EFFECTIVE NUMBER OF BITS fin = 1.0 MHz fin = 4.0 MHz fin = 10 MHz SFDR SPURIOUS FREE DYNAMIC RANGE SFDR Crosstalk IMD fin = 1.0 MHz fin = 1.0 MHz fin1 = 2.5 MHz fin2 = 3.5 MHz CONVERSION AND TIMING CHARACTERISTICS (CL = 10pF) MAXCON MINCON Lat APJT tr tf tpd tden tdis CLKDC Maximum Conversion Minimum Conversion Latency Aperture Jitter Time Digital Output Rise Time Digital Output Fall Time Output Data Propagation Delay Output Data Enable Delay Output Data Disable Delay Clock Duty Cycle 40 50 60 % Guaranteed by Design 5 20 ns Guaranteed by Design 6 20 ns Guaranteed by Design 40 50 100 17 12 3 3 6 25 MSPS KSPS cycles ps ns ns ns Guaranteed by Design Peak-to Peak 70 75 70 dB dB dB Intermodulation Distortion 9.3 9.2 9.0 9.7 9.5 9.2 Bit Bit Bit 58 57 56 60 59 58 dB dB dB 58 57 57 60 60 59 dB dB dB Including Harmonics Not Including Harmonics
Rev. P1.00
7
XRD64L43
Preliminary
ELECTRICAL CHARACTERISTICS TABLE (CONT'D) Test Conditions (Unless Otherwise Specified) TA = 25C AVDD = DVDD = +3.0V, VIN = GND to +2.5V, VRLF = GND, VRHF = +2.5V and Fs = 40 MSPS, 50% Duty Cycle, Differential Input Mode
Symbol DVINH DVINL DIINH CKIN DIFF TRI_A/TRI_B PD DIINL CKIN DIFF TRI_A/TRI_B PD DINC DOHV DOLV IOZ Parameter Digital Input High Voltage Digital Input Low Voltage Digital Input High Leakage Clock Input Differential/Single-Ended Input A/B Channel Tri-State Power Down Digital Input Low Leakage Clock Input Differential/Single-Ended Input A/B Channel Tri-State Power Down Digital Input capacitance Digital Output High Voltage Digital Output Low Voltage High-Z Leakage -100 0.2 100 nA DVdd -0.4V -1.0 -1.0 0.25 0.25 5 DVdd0.3V 0.3 0.4 V IOL = 1.5 mA 1.0 1.0 8 uA uA pF V IOH = 1.5 mA Internal pull-down resistor Internal pull-down resistor -5.0 50.0 0.05 90.0 5.0 125.0 nA uA Internal pull-up resistor -125.0 -125.0 -90.0 -90.0 -50.0 -50.0 uA uA Internal pull-down resistor Internal pull-down resistor -1.0 -1.0 0.05 -0.25 1.0 1.0 A uA Internal pull-up resistor Min. 2.5 0.5 Typ. Max. Unit V V Conditions
DIGITAL INPUTS
DIGITAL OUTPUTS (CL = 10 pF)
Rev. P1.00
8
Preliminary
XRD64L43
ELECTRICAL CHARACTERISTICS TABLE (CONT'D) Test Conditions (Unless Otherwise Specified) TA = 25C AVDD = DVDD = +3.0V, VIN = GND to +2.5V, VRLF = GND, VRHF = +2.5V and Fs = 40 MSPS, 50% Duty Cycle, Differential Input Mode
Symbol Parameter Min. Typ. Max. Unit Conditions
POWER SUPPLIES AVDD DVDD Analog Power Supply Voltage Digital Power Supply Range Fs = 40 MHz, AVDD = DVDD = 2.7V, CL = 10pF, Fin = 10MHz (Includes Iref Current) AIDD DIDD DOIDD Analog Supply Current Digital Supply Current Output Driver Current 55 13 6 mA mA mA 2.7 AVDD 3.3 V DVDD = AVDD 2.7 3.0 3.3 V
PDISS Power Dissipation 200 mW Fs = 40 MHz, AVDD = DVDD = 3.3V, CL = 10pF, Fin = 10MHz (Includes Iref Current) AIDD DIDD DOIDD Analog Supply Current Digital Supply Current Output Driver Current 37 15 15 225 100 70 20 20 365 300 mA mA mA mW A
PDISS Power Dissipation POWER DOWN CURRENT IPD Power Down Current
ABSOLUTE MAXIMUM RATINGS (TA = +25C unless otherwise noted)1, 2, 3 VDD to GND VRT & VRB VIN All Inputs All Outputs Storage Temperature
Notes:
1
+7.0V VDD +0.5 to GND -0.5V VDD +0.5 to GND -0.5V VDD +0.5 to GND -0.5V VDD +0.5 to GND -0.5V -65C to 150C
Lead Temperature (Soldering 10 seconds) 300C Maximum Junction Temperature 150C Package Power Dissipation Ratings (TA= +70C) TQFP JA = 89.4C/W ESD 2000V min
2
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100ms. VDD refers to AVDD and DVDD. GND refers to AGND and DGND
3
Rev. P1.00
9
XRD64L43
APPLICATION SECTION
Preliminary
Bandgap VBG AVdd VFBK
XRD64L43
VoltageReferences The top ladder voltage for the XRD64L43 can be provided from an internal bandgap reference. The bandgap reference and its feedback path, Pins 1 and 2 respectively, can be used to set the voltage for VRHF. Select Rf and Ri (if gain is necessary) so that VRHF=VBG(1+Rf/Ri). The internal bandgap voltage is 1.24 volts. The XRD64L43 has a low impedence ladder, therefore, the typical value for Rf and Ri is 10K (Rf and Ri are recommended to be greater than 5K).See Figure 2. for a simplified diagram. Decoupling caps on the sense inputs to AGND should be used to reduce injectioin of high-frequency noise.
VRHF VRHS
Resistive Ladder
VRLS VRLF
Figure 3. Voltage Reference Provided by an External Source as Direct Inputs Single-Ended Inputs The XRD64L43 can be used in either single-ended or differential input mode. For differential inputs, see the Differential Inputs Section. Single-ended inputs minimize the amount of external components necessary to interface with the XRD64L43. The common inputs, VINA(-) and VINB(-) should be tied to ground. VINA(+) and VINB(+) can be used to apply direct inputs to the XRD64L43. Figure 4. is a simplied diagram for singleended inputs. Pin 16, DIFF should be held low to select single-ended inputs.
Bandgap VBG VFBK Ri Rf VRHF VRHS
XRD64L43
Resistive Ladder
VRLS VRLF
Figure 2. Voltage Reference Generated from the Internal Bandgap Voltage w/gain External voltage references can be forced at VRHF and VRLF. If VRHF and VRLF are driven externally, VFBK should be connected to AVdd, which tri-states the bandgap reference. Direct inputs or inputs driven by external amplifiers can be used to drive the ladder reference voltages of the XRD64L43. See Figure 3. for a simplified diagram. The sense inputs are intended for sensing purposes only and care must be taken to insure that no current flow be present in the sense lines.
Input A 50
VINA(+) VINA(-)
Input B 50
VINB(+) VINB(-)
Figure 4. Single-Ended Inputs for the XRD64L43
Rev. P1.00
10
Preliminary
Differential Inputs The XRD64L43 can be used in either differential or single-ended input mode. For single-ended inputs, see the Single-Ended Inputs Section. Differential inputs reduce system noise by removing noise components common at both input pins. Figure 5. is a simplified diagram that is used as a common test circuit with our XRD64L43ES application board. This circuit is used to evaluate the dynamic performance of the XRD64L43 using differential inputs. Pin 16, DIFF should be held high to select differential inputs.
XRD64L43
Auto-Calibration The XRD64L43 incorporates an auto-calibration circuit which continuously adjusts and matches the offset and linearity of each ADC. This auto-calibration circuit is transparent to the user after the initial 4.2ms calibration (168,000 initial clock cycles).
Note: To avoid auto-calibration after power down, do not disable CKIN. CKIN can be slowed down significantly to save power without losing calibration.
Input A
Transformer
22 VINA(+) VCMO VINA(-) 22
50
Input B
Transformer
22 VINB(+) VINB(-) 22
50
Figure 5. Common Test Circuit for the Differential Input Mode
SYNCO, Data Valid Delay and Latency SYNCO is an output pin provided by the XRD64L43. Valid data is available on the rising edge of SYNCO, see Figure 6. The Latency for the XRD64L43 is 17 clock cycles.
CKIN N N+1 N+2
Valid Data
N-17 tden=20ns
N-16
N-15
SYNCO tsynco=2ns (typical)
Figure 6. SYNCO, Data Valid Delay and Latency for the XRD64L43
Rev. P1.00
11
XRD64L43
Rev. P1.00
Preliminary
12
Figure 7a. XRD64L43ES - Application Circuit for the XRD64L43
Rev. P1.00
Preliminary
13
XRD64L43
Figure 7b. XRD64L43ES - Application Circuit for the XRD64L43
XRD64L43
Rev. P1.00
Preliminary
14
Figure 7c. XRD64L43ES - Application Circuit for the XRD64L43
Preliminary
XRD64L43
XRD64L43 DIFFERENTIAL NONLINEARITY ERROR Fc = 40MHz
0.8
0.6 DNL Error in LSB 0.4 0.2 0 -0.2 -0.4 -0.6 -0.8 1 51 101 151 201 251 301 351 401 451 501 551 601 651 701 751 801 851 901 951 1001
XRD64L43 INTEGRAL NONLINEARITY
INL ERROR in LSB
0.8
0.6 0.4 0.2 0 -0.2 -0.4 -0.6 -0.8 1000 50 100 150 200 250 300 350 400 450 500 550 600 650 700 750 800 850 900 950 0
OUTPUT CODE
OUTPUT CODE
Figure 8. Differential Non-Linearity, Differential Input Mode, Fc=40MHz, Fin=1.5kHz, VRHF=2.5V, VDD=3V
Figure 9. Integral Non-Linearity, Differential Input Mode, Fc=40MHz, Fin=1.5kHz, VRHF=2.5V, VDD=3V
XRD64L43 IMD
Fin1 = 2.51Mhz, Fin2 = 3.4375Mhz
8192-Point FFT, Fclock =40.0MHz, Differential input mode
Crosstalk (dB)
0.00 -10.00 -20.00 -30.00 -40.00 -50.00 -60.00 -70.00 -80.00 -90.00 -100.00 -110.00 -120.00 Fbin 1.060 2.124 3.188 4.253 5.317 6.382 7.446 8.511 9.575 10.640 11.704 12.769 13.833 14.897 15.962 17.026 18.091 19.155
XRD64L43 Crosstalk Fs=40MSPS Singel-Ended and Differential Modes Channel 1=1MHz, Channel 2=(1.5MH z10.5MH z) 0 -20 -40 -60 -80 -100 1.5
Relative Power in db
Single-Ended Input Differential Input 3 4.5 6 7.5 9 10.5
Frequency
Input Frequency (MHz)
Figure 10. Intermodulation Distortion, Fin1=2.51MHz, Fin2=3.4375MHz, 8192-point FFT, Fc=40MHz, Differential Input Mode
Figure 11. Crosstalk vs Input Frequency, VDD=3V, Differential and Single Ended Inputs
Rev. P1.00
15
XRD64L43
Preliminary
0 S in g l e T o n e 8 1 9 2 P o in t F F T SFDR -71 .19 S IN A D - 5 9 . 8 9
0 SingleT one 8192 Point F FT SFD R -73.18 S IN A D - 5 9 . 7 7
-20 Re lativ e P o w e r i n d B
-20
R e l a t iv e P o w e r in d B
DC 2.4 4 .9 7.3 9 .8 12.2 14.6 17.1 1 9 .5
-40
-40
-60
-60
-80
-80
-100
-100
-120
-120
-140
-140
-160
-160 DC 2 .4 4.9 7.3 9.8 12.2 14.6 17.1 1 9 .5 F req u e n c y i n M Hz
Fr e q u e nc y i n M H z
Figure 12. FFT Spectrum @Fclock = 40.0MHz, Fin = 1.0MHz, DIFFERENTIAL INPUT MODE
Figure 13. FFT Spectrum @Fclock = 40.0MHz, Fin = 4.0MHz, DIFFERENTIAL INPUT MODE
0 S ingleTone 8192 Po int FF T S F D R - 6 7 .1 2 S IN A D - 5 8 .2 8
S N R v s Inp ut Frequency
R e l a t i v e P o w e r in d B
-20
7 0 .0 0 6 0 .0 0 5 0 .0 0 4 0 .0 0 3 0 .0 0 2 0 .0 0 1 0 .0 0 0 .0 0 0 1 2 3
C lock R a t e : 4 0 M H z A V D D , D V D D @ 3 .0 v S in g l e - e n d e d D iff e r e n t ia l I n p u t
R e l a t iv e P o w e r in d B
-40
-60
-80
-100
-120
-140
-160 DC 2.4 4.9 7 .3 9.8 12.2 14.6 1 7 .1 19.5 F r e qu e n c y i n M H z
f IN ( M H z )
Figure 14. FFT Spectrum @Fclock = 40.0MHz, Fin = 10.0MHz, DIFFERENTIAL INPUT MODE
Figure 15. SNR vs Input Frequency, Differential and Single Ended Inputs, VDD=3V
Rev. P1.00
16
30
10
14
4
5
7
8
Preliminary
XRD64L43
SINAD vs Input Frequency
S u p p ly C u r re n t v s S a m p le C l o c k F r e q u e n c y
70.00 Differential Input
60.00
70 60 50 40 30 TA = 25C, 1MHz< Fi n<10M H z 20 10 D O ID D 0 10 15 20 25 30 35 fs (M SP S ) 40 45 50 55 60 DIDD A ID D
50.00 Relative Power in dB Single-ended 40.00
30.00
20.00 ClockRate: 40MHz AVDD,DVDD @3.0v 10.00
0.00 10 0 1 2 3 4 5 7 8 14 fIN (MHz) 30
Figure 16. SINAD vs Input Frequency, Differential and Single Ended Inputs, VDD=3V
V CM O a n d V B G v s Tem p 1.26 1.255 (Voltage) 1.25 1.245 1.24 @ VDD =3.0V 1.235 -40 + 25 T e m p (D e g r e e C ) + 85
2 5 .8 2 5 .7 -40 2 6 .5 2 6 .4
S up ply Curre nt (m A )
Figure 17. Supply Current vs Sample Clock Frequency
R in v s T e m p er a tu re
VCM O
2 6 .3 2 6 .2
VBG
K oh m
2 6 .1 26
2 5 .9
+25 Tem p. (C )
+85
Figure 18. VCMO and VBG vs Temperature
Figure 19. Rin of VINA+, VINB+ vs Temperature at Fc=40MSPS
Rev. P1.00
17
XRD64L43
Preliminary
64 LEAD LOW-PROFILE QUAD FLAT PACK (10 mm x 10 mm X 1.4 mm LQFP, 1.0 mm Form)
Rev. 3.00
48
33
49
32
64
17
1
16
Note: The control dimension is in millimeters. INCHES MIN MAX 0.055 0.063 0.002 0.006 0.053 0.057 0.007 0.011 0.004 0.008 0.465 0.480 0.390 0.398 0.020 BSC 0.018 0.030 0 7 MILLIMETERS MIN MAX 1.40 1.60 0.05 0.15 1.35 1.45 0.17 0.27 0.09 0.20 11.80 12.20 9.90 10.10 0.50 BSC 0.45 0.75 0 7
SYMBOL A A1 A2 B C D D1 e L
Rev. P1.00
18
Preliminary
Notes
XRD64L43
Rev. P1.00
19
XRD64L43
Preliminary
NOTICE EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for in accuracies. EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.
Copyright 2000 EXAR Corporation
Datasheet July 2003 Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited. Rev. P1.00
20

▲Up To Search▲

Price & Availability of XRD64L43AIV

	To Download XRD64L43AIV Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .