 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| DQP3 DQ17 DQ18 VDDQ VSSQ DQ19 DQ20 DQ21 DQ22 VSSQ VDDQ DQ23 DQ24 VDD VDD VDD VSS DQ25 DQ26 VDDQ VSSQ DQ27 DQ28 DQ29 DQ30 VSSQ VDDQ DQ31 DQ32 DQP4 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 100 Pin LQFP 20 mm x 14 mm body 0.65 mm nominal pin pitch 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 DQP2 DQ16 DQ15 VDDQ VSSQ DQ14 DQ13 DQ12 DQ11 VSSQ VDDQ DQ10 DQ9 VSS VDD VDD ZZ DQ8 DQ7 VDDQ VSSQ DQ6 DQ5 DQ4 DQ3 VSSQ VDDQ DQ2 DQ1 DQP1 MODE A[17:0] CE1#, CE2, CE2# WE# CKE# ADV/LD# BW[4:1]# D Q D Q Address 256Kx36 Bit Memory Array D Q Control D Q Control Logic CLK Mux Output Register OE# DQ[32:1] DQP[4:1] DS BURST DESELECT READ DS DS WRITE READ WRITE READ WRITE BEGIN READ BEGIN WRITE READ BURST BURST WRITE BURST WRITE READ BURST BURST READ BURST WRITE DS DS -5 (200 MHz) Sym tKEH tKES tAAH tAAS tAH tAS tCEH tCES tDH tDS tWS tWH tKC tKH tKL tKQ tKQHZ tKQLZ tKQX tOELZ tOEHZ tOEQ tOEQX tZZ tZZR tZZHZ tZZLZ Parameter CKE# hold CKE# setup ADV/LD# hold ADV/LD# setup Address hold Address setup Chip Enable hold Chip Enable setup Write Data hold Write Data setup WE#, BWx# setup WE#, BWx# hold Clock cycle Clock high Clock low Clock to output valid Clock to output high-Z Clock to output low-Z Clock to output invalid OE# to output low-Z OE# to output high-Z OE# to output valid OE# to output invalid ZZ activation ZZ deactivation ZZ to DQ Hi-Z ZZ to DQ Lo-Z 0 0 2 5 100 1.5 1.5 1.5 0 3 3 Min 0.5 1.3 0.5 1.3 0.5 1.3 0.5 1.3 0.5 1.3 1.3 0.5 5 2 2 3 2.9 Max -6 (166 MHz) Min 0.5 1.5 0.5 1.5 0.5 1.5 0.5 1.5 0.5 1.5 1.5 0.5 6 2.5 2.5 3.5 1.5 1.5 1.5 0 3.5 3.5 0 2 5 100 0 3.1 Max -7R5 (133 MHz) Min 0.5 1.7 0.5 1.7 0.5 1.7 0.5 1.7 0.5 1.7 1.7 0.5 7.5 3 3 4.2 1.5 1.5 1.5 0 4.2 4.2 0 2 5 100 0 3.8 Max Units ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns tKC tKC tKC tKC A1 A2 A3 A4 A5 A6 A7 wDA1 wDA2 wDA2+1 rA3 rA4 rA4+1 wDA5 rA6 Read/Write Timing A1 A2 A3 A4 A5 wDA1 rA2 rA3 wDA4 rA5 NOP, Stall, Deselect Timing ZZ Timing |
Price & Availability of MC805256K36
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |