View MDT2051_4311361.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MDT2051
1. General Description
u This EPROM-Based 8-bit micro-controller uses a fully static CMOS technology process to achieve higher speed and smaller size with the low power u A/D converter module: -Four analog inputs multiplexed into one A/D converter -8-bit resolution 4 types of oscillator can be selected by programming option: RCLow cost RC oscillator LFXTLow frequency crystal oscillator
consump-tion and high noise immunity. On chip memory incl-udes 1K words of ROM, and 68 b ytes of static RAM.
2. Features
The followings are some of the features on the hardware and software : u u u u Fully CMOS static design 8-bit data bus On chip EPROM size : 1.0 K words Internal RAM size : 84 bytes (68 general purpose registers, 16 special registers) u u u u 37 single word instructions 14-bit instructions 8-level stacks Operating voltage : 2.5 V ~ 5.5 V (PRD Disable) 4.5 V ~ 5.5 V (PRD Enable) u u Operating frequency : DC ~ 20 MHz The most fast execution time is 200 ns under 20 MHz in all single cycle instructions except the branch instruction u Addressing modes include direct, indirect and relative addressing modes u u u u u Power-on Reset Power edge-detector Reset Power range-detector Reset Sleep Mode for power saving Four interrupt sources: -External INT pin -TMR0 timer -A/D conversion completion -PortB<7:4> interrupt on change u u u
XTALStandard crystal oscillator HFXTHigh frequency crystal oscillator 8-bit real time clock/counter(RTCC) with 8-bit programmable prescaler On-chip RC oscillator based Watchdog Timer(WDT) 13 I/O pins with their own independent direction control
3. Applications
The application areas of this MDT2051 range from appliance motor control and high speed automotive to low power remote transmitters/receivers, pointing devices, and telecommunications processors, such as Remote controller, small instruments, chargers, toy, automobile and PC peripheral ... etc.
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 1
2005/6
Ver. 1.9
MDT2051
4. Pin Assignment PA2/AIC2 PA3/AIC3 PA4/RTCC /MCLR Vss PB0/INT PB1 PB2 PB3 1 2 3 4 5 6 7 8 9 18 17 16 15 14 13 12 11 10 PA1/AIC1 PA0/AIC0 OSC1 OSC2 Vdd PB7 PB6 PB5 PB4 PA2 PA3 RTCC /MCLR VSS VSS PB0 PB1 PB2 PB3 SSOP 1 20 2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12 10 11 PA1 PA0 OSC1 OSC2 VDD VDD PB7 PB6 PB5 PB4
5. Pin Function Description
Pin Name PA0~PA3 PB0~PB7 I/O I/O I/O Function Description Port A, TTL input level / Analog input channel Port B, TTL input level / PB0:External interrupt input , PB4~PB7:Interrupt on pin change RTCC/PA4 I/O Real Time Clock/Counter, Schmitt Trigger input levels Open drain output /MCLR OSC1 OSC2 Vdd Vss I I O Master Clear, Schmitt Trigger input levels Oscillator Input Oscillator Output Power supply Ground
6. Memory Map (A) Register Map
Address BANK0 00 01 02 03 04 Indirect Addressing Register RTCC PCL STATUS MSR Description
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 2
2005/6
Ver. 1.9
MDT2051
Address 05 06 08 09 0A 0B 0C~4F BANK1 01 05 06 07 08 TMR CPIO A CPIO B PSTA ADS1 Port A Port B ADS0 ADRES PCHLAT INTS General purpose register Description
(1)IAR ( Indirect Address Register) : R00 (2)RTCC (Real Time Counter/Counter Register) : R01 (3) PC (Program Counter) : R02,R0A Write PC --- from PCHLAT LJUMP, LCALL --- from instruction word RTWI, RET,RTFI --- from STACK
A9
A8
A7~A0
Write PC --- from ALU LJUMP, LCALL --- from instruction word RTWI, RET, RTFI --- from STACK
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 3
2005/6
Ver. 1.9
MDT2051
(4) STATUS (Status register) : R03
Bit
0 1 2 3 4 5
Symbol
C HC Z PF TF RBS0 Carry bit Half Carry bit Zero bit
Function
Power down Flag bit WDT Timer overflow Flag bit Register Bank Select bit : 0 : 00H --- 7FH 1 : 80H --- FFH
7~6
XX
General purpose bit
(5) MSR (Memory Bank Select Register) : R4 Memory Bank Select Register : 0 : 00~7F 1 : 80~FF
b7
b6
b5
b4
b3
b2
b1
b0
Indirect Addressing Mode (6) PORT A : R05 PA4~PA0, I/O Register (7) PORT B : R06 PB7~PB0, I/O Register (8) ADS0 ( A/D Status Register ) : R08 Bit 0 Symbol ADRUN Function 0 : A/D converter module is shut off and consumes no operating current 1 : A/D converter module is operating 1 ADIF A/D conversion complete interrupt flag bit Set when conversion is completed. Reset in software. 2 GO/DONEB GO/DONEB must be set to begin a conversion . It is automatically reset in hardware when the conversion is complete 4,3 5 7,6 CHS1-0 Reserved ASCS1-0 00 : AIC0 01 : AIC1 10 : AIC2 11 : AIC3
Can be used as a general purpose r/w bit 00 : fosc/2 01: fosc/8 10 : fosc/32 11 : f RC (*Note)
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 4
2005/6
Ver. 1.9
MDT2051
*Note: determined by OSC mode, HF: fosc/32 XT: fosc/8 RC: fosc/2 LF: fosc/2
(9) ADRES ( A/D result register ) : R09 (10)PCHLAT : R0A
(11) INTS ( Interrupt Status Register ) : R0B
Bit 0 1 2 3
Symbol RBIF INTF TIF RBIE
Function PORT B change interrupt flag. Set when PB <7:4> inputs change Set when INT interrupt occurs. INT interrupt flag. Set when TMR overflows. 0 : disable PB change interrupt 1 : enable PB change interrupt
4
INTS
0 : disable INT interrupt 1 : enable INT interrupt
5
TIS
0 : disable TMR interrupt 1 : enable TMR interrupt
6
ADIS
0 : disable A/D interrupt 1 : enable A/D interrupt
7
GIS
0 : disable global interrupt 1 : enable global interrupt
(12) TMR (Time Mode Register) : R81 Bit Symbol Prescaler Value 000 001 010 011 2X0 PS2X0 100 101 110 Function RTCC rate 1:2 1:4 1:8 1 : 16 1 : 32 1 : 64 1 : 128 WDT rate 1:1 1:2 1:4 1:8 1 : 16 1 : 32 1 : 64
3
PSC
4
TCE
111 1 : 256 1 : 128 Prescaler assignment bit : 0 X RTCC 1 X Watchdog Timer RTCC signal Edge : 0 X Increment on low-to-high transition on RTCC pin 1 X Increment on high-to-low transition on RTCC pin
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 5
2005/6
Ver. 1.9
MDT2051
Bit 5 Symbol TCS Function RTCC signal set : 0 X Internal instruction cycle clock 1 X Transition on RTCC pin Interrupt edge select 0 X Interrupt on falling edge on PB0 1 X Interrupt on rising edge on PB0 PORTB pull-hi 0 X PORTB pull-hi are enable 1 X PORTB pull-hi are disable
6
IES
7
PBPH
(13) CPIO A (Control Port I/O Mode Register) : R85 x"0", I/O pin in output mode; x"1", I/O pin in input mode. (14) CPIO B (Control Port I/O Mode Register) : R86 x"0", I/O pin in output mode; x"1", I/O pin in input mode. (15) PSTA : R87 Bit 0 1 Symbol PRDB PORB 0:Power range-detector Reset occurred 1:No Power range-detector Reset Occurred 0:Power on Reset occurred 1:No Power on Reset occurred (16) ADS1 ( A/D Status Register ) : R88 Bit Symbol Function 00 : PA0 - 3 = analog input . VREF = VDD 1,0 PAVM1-0 01 : PA0 - 2 = analog input . PA3 =ref input, VREF =PA3 10 : PA0 - 1 = analog input. PA2-3 = digital I/O ,VREF = VDD 11 : PA0 - 3 = digital I/O , VREF = VDD (17) Configurable options for EPROM (Set by writer) : Oscillator Type RC Oscillator Function
HFXT Oscillator XTAL Oscillator LFXT Oscillator
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 6
2005/6
Ver. 1.9
MDT2051
Watchdog Timer control Watchdog timer disable all the time Watchdog timer enable all the time
Power-range control Power-range disable Power-range enable
Oscillator-start Timer control 0ms 75ms
Power-edge Detect PED Disable PED Enable
Security state Security weak Disable Security Disable Security Enable
The default security state of EPROM is weak disable. Once the IC was set to enable or disable, it's forbidden to change. (B) Program Memory Address 000-3FF 000 004 Program memory The starting address of power on, external reset or WDT time-out reset. Interrupt vector Description
7. Reset Condition for all Registers
Register Address Power-On Reset, Power range detector Reset xxxx xxxx 00 0000 0000 0001 1xxx xxxx xxxx - - -1 xxxx /MCLR or WDT Reset Wake-up from SLEEP
IAR RTCC PC STATUS MSR PORT A
00h 01h 0Ah,02h 03h 04h 05h
uuuu uuuu 00 0000 0000 000# #uuu uuuu uuuu - - -1 uuuu
uuuu uuuu PC+1 000# #uuu uuuu uuuu - - -u uuuu
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 7
2005/6
Ver. 1.9
MDT2051
Register Address Power-On Reset, Power range detector Reset xxxx xxxx 00-0 0000 xxxx xxxx 0000 0001 1111 1111 - - -1 1111 1111 1111 - - - - - -qq - - - - - -00 /MCLR or WDT Reset Wake-up from SLEEP
PORT B ADS0 ADRES INTS TMR CPIOA CPIOB PSTA ADS1
06h 08h 09h 0Bh 81h 85h 86h 87h 88h
uuuu uuuu 00-0 0000 uuuu uuuu 0000 000u 1111 1111 - - -1 1111 1111 1111 - - - - - -uu - - - - - -00
uuuu uuuu uu-u uuuu uuuu uuuu uuuu uuuu uuuu uuuu - - -u uuuu uuuu uuuu - - - - --uu - - - - --uu
Note : uxunchanged, xxunknown, - xunimplemented, read as "0" #xvalue depends on the condition of the following table
Condition /MCLR reset (not during SLEEP) /MCLR reset during SLEEP WDT reset (not during SLEEP) WDT reset during SLEEP Power on reset Power range-detector Reset
Status: bit 4 u 1 0 0 1 1
Status: bit 3 u 0 1 0 1 1
Status: bit 1 1 1 1 1 0 1
Status: bit 0 1 1 1 1 X 0
8. Instruction Set :
Instruction Code 010000 00000000 010000 00000001 010000 00000010 010000 00000011 010000 00000100 010000 00000rrr 010001 1rrrrrrr 011000 trrrrrrr 111010 iiiiiiii 010111 trrrrrrr Mnemonic Operands NOP CLRWT SLEEP TMODE RET CPIO R STWR R LDR R, t LDWI I SWAPR R, t No operation Clear Watchdog timer Sleep mode Load W to TMODE register Return from subroutine Control I/O port register Store W to register Load register Load immediate to W Swap halves register Function Operating None 0/WT 0/WT, stop OSC W/TMODE Stack/PC W/CPIO r W/R R/t I/W [R(0~3) R(4~7)] /t TF, PF TF, PF None None None None Z None None Status
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 8
2005/6
Ver. 1.9
MDT2051
Instruction Code 011001 trrrrrrr 011010 trrrrrrr 011011 trrrrrrr 011100 trrrrrrr 011101 trrrrrrr 011110 trrrrrrr 010010 trrrrrrr 110100 iiiiiiii 010011 trrrrrrr 110101 iiiiiiii 010100 trrrrrrr 110110 iiiiiiii 011111 trrrrrrr 010110 trrrrrrr 010101 trrrrrrr 010000 1xxxxxxx 010001 0rrrrrrr 0000bb brrrrrrr 0010bb brrrrrrr 0001bb brrrrrrr 0011bb brrrrrrr 100nnn nnnnnnnn 101nnn nnnnnnnn 110111 iiiiiiii 110001 iiiiiiii 111000 iiiiiiii 010000 00001001 Note : W WT TMODE CPIO TF PF PC OSC : : : : : : : : Working register Watchdog timer TMODE mode register Control I/O port register Timer overflow flag Power loss flag Program Counter Oscillator b t : : 0 1 : : : : Bit position Target : Working register : General register General register address Carry flag Half carry Zero flag Mnemonic Operands INCR R, t INCRSZ R, t ADDWR R, t SUBWR R, t DECR R, t DECRSZ R, t ANDWR R, t ANDWI i IORWR R, t IORWI i XORWR R, t XORWI i COMR R, t RRR RLR CLRW CLRR BCR BSR R R, b R, b R, t R, t Function Increment register Increment register, skip if zero Add W and register Subtract W from register Decrement register Decrement register, skip if zero AND W and register AND W and immediate Inclu. OR W and register Inclu. OR W and immediate Exclu. OR W and register Exclu. OR W and immediate Complement register Rotate right register Rotate left register Clear working register Clear register Bit clear Bit set Bit Test, skip if clear Bit Test, skip if set Long CALL subroutine Long JUMP to address Add immediate to W Return, place immediate to W Subtract W from immediate Reture from interrupt Operating R + 1/t R + 1/t W + R/t R W/t or (R+/W+1/t) R 1/t R 1/t R a W/t i a W/W R a W/t i a W/W R o W/t i o W/W /R/t R(n) /R(n-1), C/R(7), R(0)/C R(n)/r(n+1), C/R(0), R(7)/C 0/W 0/R 0/R(b) 1/R(b) Skip if R(b)=0 Skip if R(b)=1 n/PC, PC+1/Stack LJUMP n ADDWI i RTWI i n/PC W+i/W Stack/PC,i/W i-W/W Stack/PC,1/GIS None C,HC,Z None C,HC,Z None Z Z None None None None None C Status Z None C, HC, Z C, HC, Z Z None Z Z Z Z Z Z Z C
BTSC R, b BTSS R, b LCALL n
SUBWI i RTFI
R C HC Z
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 9
2005/6
Ver. 1.9
MDT2051
Inclu. Exclu. AND : : : Inclusive ` a' Exclusive ` o' Logic AND ` a' / x i n : : : : Complement Don't care Immediate data ( 8 bits ) Immediate address
9. Electrical Characteristics
*Note: Temperature=25C 1.Operation Current : (1) HF (C=10p) , WDT - enable, PRD - disable SleepAWDT-disableA 4M 2.5V 3.0V 4.0V 5.0V 6.4V 200u 300u 530u 800u 1.4m 10M 500u 680u 1.0m 1.5m 2.5m 20M 900u 1.1m 1.7m 2.5m 3.8m Sleep 1u 3u 8u 20u 45u PRD-disable 1u 1u 1u 1u 1u
These parameters are for reference only.
(2) XT (C=10p) , WDT - enable, PRD - disable SleepAWDT-disableA 1M 2.5V 3.0V 4.0V 5.0V 6.4V 50u 100u 220u 400u 720u 4M 150u 280u 500u 800u 1.3m 10M 300u 550u 1m 1.3m 2.1m Sleep 1u 3u 8u 20u 45u PRD-disable 1u 1u 1u 1u 1u
These parameters are for reference only.
(3) RC, WDT - Enable; PRD - Disable; @Vdd = 5.0V SleepAWDT-disableA C R 4.7k 10k 3p 47k 100k 300k 470k Freq. 12.4M 6.3M 1.42M 715K 235K 146K Current 1.6m 900u 250u 160u 110u 90u PRD-disable 1u 1u 1u 1u 1u 1u
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 10
2005/6
Ver. 1.9
MDT2051
SleepAWDT-disableA C R 4.7k 10k 20p 47k 100k 300k 470k 4.7k 10k 100p 47k 100k 300k 470k 4.7k 10k 300p 47k 100k 300k 470k These parameters are for reference only. Freq. 5.8M 2.9M 660K 318K 105K 66K 1.75M 880K 190K 92K 31K 19K 800K 380K 83K 39K 13K 8K Current 900u 500u 180u 120u 90u 85u 320u 200u 110u 95u 90u 85u 180u 130u 100u 95u 90u 85u PRD-disable 1u 1u 1u 1u 1u 1u 1u 1u 1u 1u 1u 1u 1u 1u 1u 1u 1u 1u
(4) LF (C=10p) , WDT - disable, PRD - disable, 32K 2.5V 3.0V 4.0V 5.0V 6.4V 5u 6u 12u 30u 130u 455K 35u 40u 65u 100u 165u 1M 50u 70u 110u 150u 250u Sleep 1u 1u 1u 1u 1u
These parameters are for reference only.
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 11
2005/6
Ver. 1.9
MDT2051
2. Input Voltage (Vdd = 5V) : Port Vil TTL Schmitt trigger Vih TTL Schmitt trigger These parameters are for reference only. Min Vss Vss 2.2V 3.5V Max 1.0V 0.6V Vdd Vdd
3. Output Voltage (Vdd = 5V) : PA,PB Voh Vol Voh Vol 4.0V 0.7V 4.4V 0.3v Condition Ioh = -20mA Iol = 20mA Ioh = -5mA Iol = 5mA
These parameters are for reference only.
4. Output Current (Max.) (Vdd = 5V) : Port A: source current sink current Current 30mA 50mA
These parameters are for reference only. Port B: source current sink current These parameters are for reference only. Current 30mA 50mA
5. The basic WDT time-out cycle time : Time 2.5V 3.0V 4.0V 5.0V 6.3V 25 23 20 18 16 Unit = ms These parameters are for reference only.
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 12
2005/6
Ver. 1.9
MDT2051
6. PRD : (1)PRD reset voltage : Voltage Vh Vl 4.05% 3.65% Unit = V These parameters are for reference only. (2) PRD reset current : Current 4.0V 3.6V 100 80 Unit = Ua These parameters are for reference only. 7. Min Operation Voltage : C => XT, 20M HF, 20M 10p 2.5 2.5 20p 3.0 2.8 Unit = V These parameters are for reference only 30p 3.3 3.0
RC, 1k, no cap.
2.5 Unit = V
These parameters are for reference only. C => LF, 1M 0p 2.5 10p 2.5 Unit = V These parameters are for reference only. 8. MCLR filter time : Vdd=5V Time 720 Unit = ns These parameters are for reference only. 9.PB pull-high resister 5V 50+-20%Kohm 20p 2.5
3V 100+-20%Kohm These parameters are for reference only.
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 13
2005/6
Ver. 1.9

▲Up To Search▲

Price & Availability of MDT2051

	To Download MDT2051 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .