 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| PIC18F87K22 Family Data Sheet 64/80-Pin, High-Performance, 1-Mbit Enhanced Flash Microcontrollers with 12-Bit A/D and nanoWatt XLP Technology 2010 Microchip Technology Inc. Preliminary DS39960B Note the following details of the code protection feature on Microchip devices: * * * Microchip products meet the specification contained in their particular Microchip Data Sheet. Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions. There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property. Microchip is willing to work with the customer who is concerned about the integrity of their code. Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable." * * Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act. Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights. Trademarks The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC32 logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. (c) 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved. Printed on recycled paper. ISBN: 978-1-60932-234-2 Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC(R) MCUs and dsPIC(R) DSCs, KEELOQ(R) code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified. DS39960B-page 2 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 64/80-Pin, High-Performance, 1-Mbit Enhanced Flash MCUs with 12-Bit A/D and nanoWatt XLP Technology Low-Power Features: * Power-Managed modes: - Run: CPU on, peripherals on - Idle: CPU off, peripherals on - Sleep: CPU off, peripherals off * Two-Speed Oscillator Start-up * Fail-Safe Clock Monitor * Power-Saving Peripheral Module Disable (PMD) * Ultra Low-Power Wake-up * Fast Wake-up, 2 s Typical * Low-Power WDT, 300 nA Typical * Ultra Low 50 nA Input Leakage * Run mode Currents Down to Very Low 5.5 mA, Typical * Idle mode Currents Down to Very Low 2.2 mA, Typical * Sleep mode Currents Down to Very Low 20 nA, Typical * RTCC Current Downs to Very Low 700 nA, Typical Special Microcontroller Features: * * * * * * * * * * Operating Voltage Range: 1.8V to 5.5V On-Chip 3.3V Regulator Operating Speed up to 64 MHz Up to 128 Kbytes On-Chip Flash Program Memory Data EEPROM of 1,024 Bytes 4K x 8 General Purpose Registers (SRAM) 10,000 Erase/Write Cycle Flash Program Memory, Typical 1,000,000 Erase/write Cycle Data EEPROM Memory, Typical Flash Retention 40 Years, Minimum Three Internal Oscillators: LF-INTRC (31 kHz), MF-INTOSC (500 kHz) and HF-INTOSC (16 MHz) Self-Programmable under Software Control Priority Levels for Interrupts 8 x 8 Single-Cycle Hardware Multiplier Extended Watchdog Timer (WDT): - Programmable period from 4 ms to 4,194s (about 70 minutes) In-Circuit Serial ProgrammingTM (ICSPTM) via Two Pins In-Circuit Debug via Two Pins Programmable: - BOR - LVD * * * * * * * Comparators Device Flash # Single-Word SRAM EEPROM (bytes) Instructions (bytes) (bytes) 32K 64K 128K 32K 64K 128K 16,383 32,768 65,536 16,383 32,768 65,536 2K 4K 4K 2K 4K 4K 1K 1K 1K 1K 1K 1K I/O 12-Bit CCP/ A/D ECCP (ch) (PWM) 16 16 16 24 24 24 5/3 7/3 7/3 5/3 7/3 7/3 2 2 2 2 2 2 EUSART Timers 8/16-Bit Program Memory Data Memory MSSP SPI Y Y Y Y Y Y Master I2CTM Y Y Y Y Y Y External Bus CTMU Y Y Y Y Y Y PIC18F65K22 PIC18F66K22 PIC18F67K22 PIC18F85K22 PIC18F86K22 PIC18F87K22 53 53 53 69 69 69 2 2 2 2 2 2 3 3 3 3 3 3 4/4 6/5 6/5 4/4 6/5 6/5 N N N Y Y Y 2010 Microchip Technology Inc. Preliminary DS39960B-page 3 RTCC Y Y Y Y Y Y PIC18F87K22 FAMILY Peripheral Highlights: * Up to Ten CCP/ECCP modules: - Up to seven Capture/Compare/PWM (CCP) modules - Three Enhanced Capture/Compare/PWM (ECCP) modules * Up to Eleven 8/16-Bit Timer/Counter modules: - Timer0 - 8/16-bit timer/counter with 8-bit programmable prescaler - Timer1,3 - 16-bit timer/counter - Timer2,4,6,8 - 8-bit timer/counter - Timer5,7 - 16-bit timer/counter for 64k and 128k parts - Timer10,12 - 8-bit timer/counter for 64k and 128k parts * Three Analog Comparators * Configurable Reference Clock Output * Hardware Real-Time Clock and Calendar (RTCC) module with Clock, Calendar and Alarm Functions * Charge Time Measurement Unit (CTMU): - Capacitance measurement for mTouchTM sensing solution - Time measurement with 1 ns typical resolution - Integrated temperature sensor * High-Current Sink/Source 25 mA/25 mA (PORTB and PORTC) * Up to Four External Interrupts * Two Master Synchronous Serial Port (MSSP) modules: - 3/4-wire SPI (supports all four SPI modes) - I2CTM Master and Slave modes * Two Enhanced Addressable USART modules: - LIN/J2602 support - Auto-Baud Detect (ABD) * 12-Bit A/D Converter with up to 24 Channels: - Auto-acquisition and Sleep operation - Differential input mode of operation * Integrated Voltage Reference DS39960B-page 4 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY Pin Diagrams - PIC18F6XK22 64-Pin TQFP, QFN RD6/PSP6/SCK2/SCL2 RD5/PSP5/SDI2/SDA2 RD1/PSP1/T5CKI/T7G RE2/CS/P2B/CCP10 RE3/P3C/CCP9/REF0 RD0/PSP0/CTPLS RD4/PSP4/SDO2 RE7/ECCP2/P2A RE5/P1C/CCP7 RE4/P3B/CCP8 RE6/P1B/CCP6 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 RE1/WR/P2C RE0/RD/P2D RG0/ECCP3/P3A RG1/TX2/CK2/AN19/C3OUT RG2/RX2/DT2/AN18/C3INA RG3/CCP4/AN17/P3D/C3INB MCLR/RG5 RG4/RTCC/T7CKI/T5G/CCP5/AN16/P1D/C3INC VSS VDDCORE/VCAP RF7/AN5/SS1 RF6/AN11/C1INA RF5/AN10/CVREF/C1INB RF4/AN9/C2INA RF3/AN8/C2INB/CTMUI RF2/AN7/C1OUT RD7/PSP7/SS2 RD2/PSP2 RD3/PSP3 VDD VSS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 48 47 46 45 44 43 RB0/INT0/FLT0 RB1/INT1 RB2/INT2/CTED1 RB3/INT3/CTED2/ECCP2(1)/PA2 RB4/KBI0 RB5/KBI1/T3CKI/T1G RB6/KBI2/PGC VSS OSC2/CLKO/RA6 OSC1/CLKI/RA7 VDD RB7/KBI3/PGD RC5/SDO1 RC4/SDI1/SDA1 RC3/SCK1/SCL1 RC2/ECCP1/P1A PIC18F65K22 PIC18F66K22 PIC18F67K22 42 41 40 39 38 37 36 35 34 33 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 AVDD VDD RA5/AN4/T1CKI/T3G/HLVDIN RF1/AN6/C2OUT/CTDIN RC6/TX1/CK1 RA1/AN1 RA4/T0CKI RC1/SOSCI/ECCP2(1)/P2A Note 1: 2: The ECCP2 pin placement depends on the CCP2MX Configuration bit setting and whether the device is in Microcontroller or Extended Microcontroller mode. Not available on the PIC18F65K22 and PIC18F85K22 devices. 2010 Microchip Technology Inc. Preliminary RC0/SOSCO/SCLKI RA2/AN2/VREF- RA0/AN0/ULPWU RA3/AN3/VREF+ RC7/RX1/DT1 ENVREG AVSS VSS DS39960B-page 5 PIC18F87K22 FAMILY Pin Diagrams - PIC18F8XK22 80-Pin TQFP RH2/AN21 RH3/AN20 RE1/P2C/WR/AD9 RE0/P2D/RD/AD8 RG0/ECCP3/P3A RG1/TX2/CK2/AN19/C3OUT RG2/RX2/DT2/AN18/C3INA RG3/CCP4/AN17/P3D/C3INB MCLR/RG5 RG4/RTCC/T7CKI/T5G/CCP5/AN16/P1D/C3INC VSS VDDCORE/VCAP RF7/AN5/SS1 RF6/AN11/C1INA RF5/AN10/C1INB RF4/AN9/C2INA RF3/AN8/C2INB/CTMUI RF2/AN7/C1OUT RH7/CCP6(3)/P1B/AN15 RH6/CCP7(3)/P1C/AN14/C1INC RH1/AN22 RH0/AN23 RE2/P2B/CCP10/CS/AD10 RE3/P3C/CCP9(3)/REF0/AD11 RE4/P3B/CCP8(3)/AD12 RE5/P1C/CCP7(3)/AD13 RE6/P1B/CCP6(3)/AD14 RE7/ECCP2/P2A/AD15 RD0/CTPLS VDD VSS RD1/T5CKI/T7G RD2/PSP2/AD2 RD3/PSP3/AD3 RD4/SDO2/PSP4/AD4 RD5/SDI2/SDA2/PSP5/AD5 RD6/SCK2/SCL2/PSP6/AD6 RD7/SS2/PSP7/AD7 RJ0 RJ1/ALE 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 PIC18F85K22 PIC18F86K22 PIC18F87K22 RJ2/OE RJ3/WRL RB0/INT0/FLT0 RB1/INT1 RB2/INT2/CTED1 RB3/INT3/CTED2/ECCP2(1)/P2A RB4/KBI0 RB5/KBI1/T3CKI/T1G RB6/KBI2/PGC VSS OSC2/CLKO/RA6 OSC1/CLKI/RA7 VDD RB7/KBI3/PGD RC5/SDO1 RC4/SDI1/SDA1 RC3/SCK1/SCL1 RC2/ECCP1/P1A RJ7/UB RJ6/LB Note 1: 2: 3: The ECCP2 pin placement depends on the CCP2MX Configuration bit setting and whether the device is in Microcontroller or Extended Microcontroller mode. Not available on the PIC18F65K22 and PIC18F85K22 devices. The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>). RH5/CCP8(3)/P3B/AN13/C2IND RH4/CCP9(3)/P3C/AN12/C2INC RF1/AN6/C2OUT/CTDIN ENVREG AVDD AVSS RA3/AN3/VREF+ RA2/AN2/VREFRA1/AN1 RA0/AN0/ULPWU VSS VDD RA5/AN4/T1CKI/T3G/HLVDIN RA4/T0CKI RC1/SOSC/ECCP2/P2A RC0/SOSCO/SCKLI RC6/TX1/CK1 RC7/RX1/DT1 RJ4/WRH RJ5/CE DS39960B-page 6 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY Table of Contents 1.0 Device Overview .......................................................................................................................................................................... 9 2.0 Guidelines for Getting Started with PIC18FXXKXX Microcontrollers ......................................................................................... 37 3.0 Oscillator Configurations ............................................................................................................................................................ 41 4.0 Power-Managed Modes ............................................................................................................................................................. 55 5.0 Reset .......................................................................................................................................................................................... 71 6.0 Memory Organization ................................................................................................................................................................. 85 7.0 Flash Program Memory............................................................................................................................................................ 109 8.0 External Memory Bus ............................................................................................................................................................... 119 9.0 Data EEPROM Memory ........................................................................................................................................................... 131 10.0 8 x 8 Hardware Multiplier.......................................................................................................................................................... 137 11.0 Interrupts .................................................................................................................................................................................. 139 12.0 I/O Ports ................................................................................................................................................................................... 163 13.0 Timer0 Module ......................................................................................................................................................................... 191 14.0 Timer1 Module ......................................................................................................................................................................... 195 15.0 Timer2 Module ......................................................................................................................................................................... 207 16.0 Timer3/5/7 Modules.................................................................................................................................................................. 209 17.0 Timer4/6/8/10/12 Modules........................................................................................................................................................ 221 18.0 Real-Time Clock and Calendar (RTCC)................................................................................................................................... 225 19.0 Capture/Compare/PWM (CCP) Modules ................................................................................................................................. 243 20.0 Enhanced Capture/Compare/PWM (ECCP) Module................................................................................................................ 257 21.0 Master Synchronous Serial Port (MSSP) Module .................................................................................................................... 279 22.0 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) ............................................................... 325 23.0 12-Bit Analog-to-Digital Converter (A/D) Module ..................................................................................................................... 349 24.0 Comparator Module.................................................................................................................................................................. 365 25.0 Comparator Voltage Reference Module................................................................................................................................... 373 26.0 High/Low-Voltage Detect (HLVD)............................................................................................................................................. 377 27.0 Charge Time Measurement Unit (CTMU) ................................................................................................................................ 383 28.0 Special Features of the CPU.................................................................................................................................................... 401 29.0 Instruction Set Summary .......................................................................................................................................................... 429 30.0 Development Support............................................................................................................................................................... 479 31.0 Electrical Characteristics .......................................................................................................................................................... 483 32.0 Packaging Information.............................................................................................................................................................. 523 Appendix A: Revision History............................................................................................................................................................. 531 Appendix B: Migration From PIC18F87J11 and PIC18F8722 to PIC18F87K22................................................................................ 531 Index .................................................................................................................................................................................................. 533 The Microchip Web Site ..................................................................................................................................................................... 545 Customer Change Notification Service .............................................................................................................................................. 545 Customer Support .............................................................................................................................................................................. 545 Reader Response .............................................................................................................................................................................. 546 Product Identification System ............................................................................................................................................................ 547 2010 Microchip Technology Inc. Preliminary DS39960B-page 7 PIC18F87K22 FAMILY TO OUR VALUED CUSTOMERS It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced. If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We welcome your feedback. Most Current Data Sheet To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at: http://www.microchip.com You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000). Errata An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies. To determine if an errata sheet exists for a particular device, please check with one of the following: * Microchip's Worldwide Web site; http://www.microchip.com * Your local Microchip sales office (see last page) When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using. Customer Notification System Register on our web site at www.microchip.com to receive the most current information on all of our products. DS39960B-page 8 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 1.0 DEVICE OVERVIEW This document contains device-specific information for the following devices: * PIC18F65K22 * PIC18F66K22 * PIC18F67K22 * PIC18F85K22 * PIC18F86K22 * PIC18F87K22 * An internal oscillator block that provides a 16 MHz clock (2% accuracy) and an INTRC source (approximately 31 kHz, stable over temperature and VDD) - Operates as HF-INTOSC or MF-INTOSC when block selected for 16 MHz or 500 kHz - Frees the two oscillator pins for use as additional general purpose I/O The internal oscillator block provides a stable reference source that gives the family additional features for robust operation: * Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown. * Two-Speed Start-up: This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available. This family combines the traditional advantages of all PIC18 microcontrollers - namely, high computational performance and a rich feature set - with an extremely competitive price point. These features make the PIC18F87K22 family a logical choice for many high-performance applications where price is a primary consideration. 1.1 1.1.1 Core Features nanoWatt TECHNOLOGY All of the devices in the PIC18F87K22 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include: * Alternate Run Modes: By clocking the controller from the Timer1 source or the Internal RC oscillator, power consumption during code execution can be reduced. * Multiple Idle Modes: The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further. * On-the-Fly Mode Switching: The power-managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design. * nanoWatt XLP: An extra low-power Sleep, BOR, RTCC and Watchdog Timer 1.1.3 MEMORY OPTIONS The PIC18F87K22 family provides ample room for application code, from 32 Kbytes to 128 Kbytes of code space. The Flash cells for program memory are rated to last up to 10,000 erase/write cycles. Data retention without refresh is conservatively estimated to be greater than 40 years. The Flash program memory is readable and writable. During normal operation, the PIC18F87K22 family also provides plenty of room for dynamic application data with up to 3,862 bytes of data RAM. 1.1.4 EXTERNAL MEMORY BUS 1.1.2 OSCILLATOR OPTIONS AND FEATURES All of the devices in the PIC18F87K22 family offer different oscillator options, allowing users a range of choices in developing application hardware. These include: * External Resistor/Capacitor (RC); RA6 available * External Resistor/Capacitor with Clock Out (RCIO) * Three External Clock modes: - External Clock (EC); RA6 available - External Clock with Clock Out (ECIO) - External Crystal (XT, HS, LP) * A Phase Lock Loop (PLL) frequency multiplier, available to the external oscillator modes which allows clock speeds of up to 64 MHz. PLL can also be used with the internal oscillator. Should 128 Kbytes of memory be inadequate for an application, the 80-pin members of the PIC18F87K22 family have an External Memory Bus (EMB) enabling the controller's internal program counter to address a memory space of up to 2 Mbytes. This is a level of data access that few 8-bit devices can claim and enables: * Using combinations of on-chip and external memory of up to 2 Mbytes * Using external Flash memory for reprogrammable application code or large data tables * Using external RAM devices for storing large amounts of variable data 1.1.5 EXTENDED INSTRUCTION SET The PIC18F87K22 family implements the optional extension to the PIC18 instruction set, adding eight new instructions and an Indexed Addressing mode. Enabled as a device configuration option, the extension has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as `C'. 2010 Microchip Technology Inc. Preliminary DS39960B-page 9 PIC18F87K22 FAMILY 1.1.6 EASY MIGRATION All devices share the same rich set of peripherals except that the devices with 32 Kbytes of program memory (PIC18F65K22 and PIC18F85K22) have two less CCPs and three less timers. This provides a smooth migration path within the device family as applications evolve and grow. The consistent pinout scheme, used throughout the entire family, also aids in migrating to the next larger device. This is true when moving between the 64-pin members, between the 80-pin members, or even jumping from 64-pin to 80-pin devices. All of the devices in the family share the same rich set of peripherals, except for those with 32 Kbytes of program memory (PIC18F65K22 and PIC18F85K22). Those devices have two less CCPs and three less timers. The PIC18F87K22 family is also largely pin compatible with other PIC18 families, such as the PIC18F8720 and PIC18F8722 and the PIC18F85J11. This allows a new dimension to the evolution of applications, allowing developers to select different price points within Microchip's PIC18 portfolio, while maintaining a similar feature set. * 12-Bit A/D Converter: The PIC18F87K22 family has differential ADC. It incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, and thus, reducing code overhead. * Charge Time Measurement Unit (CTMU): The CTMU is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. * Together with other on-chip analog modules, the CTMU can precisely measure time, measure capacitance or relative changes in capacitance, or generate output pulses that are independent of the system clock. * LP Watchdog Timer (WDT): This enhanced version incorporates a 22-bit prescaler, allowing an extended time-out range that is stable across operating voltage and temperature. See Section 31.0 "Electrical Characteristics" for time-out periods. * Real-Time Clock and Calendar Module (RTCC): The RTCC module is intended for applications requiring that accurate time be maintained for extended periods of time with minimum to no intervention from the CPU. * The module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099. 1.2 Other Special Features * Communications: The PIC18F87K22 family incorporates a range of serial communication peripherals including two Enhanced USART, that support LIN/J2602, and two Master SSP modules capable of both SPI and I2CTM (Master and Slave) modes of operation. * CCP Modules: PIC18F87K22 family devices incorporate up to seven Capture/Compare/PWM (CCP) modules. Up to six different time bases can be used to perform several different operations at once. * ECCP Modules: The PIC18F87K22 family has three Enhanced CCP (ECCP) modules to maximize flexibility in control applications: - Up to eight different time bases for performing several different operations at once - Up to four PWM outputs for each module - for a total of 12 PWMs - Other beneficial features, such as polarity selection, programmable dead time, auto-shutdown and restart, and Half-Bridge and Full-Bridge Output modes DS39960B-page 10 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 1.3 Details on Individual Family Members * CCP modules: - PIC18FX5K22 (PIC18F65K22 and PIC18F85K22) - five CCP modules - PIC18FX6K22 and PIC18FX7K22 (PIC18F66K22, PIC18F86K22, PIC18F67K22, and PIC18F87K22) - seven CCP modules * Timer modules: - PIC18FX5K22 (PIC18F65K22 and PIC18F85K22) - Four 8-bit timer/counters and four 16-bit timer/counters - PIC18FX6K22 and PIC18FX7K22 (PIC18F66K22, PIC18F86K22, PIC18F67K22, and PIC18F87K22) - six 8-bit timer/counters and five 16-bit timer/counters * A/D Channels: - PIC18F6XK22 (64-pin devices) - 24 channels - PIC18F8XK22 (80-pin devices) - 16 channels All other features for devices in this family are identical. These are summarized in Table 1-1 and Table 1-2. The pinouts for all devices are listed in Table 1-3 and Table 1-4. Devices in the PIC18F87K22 family are available in 64-pin and 80-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2. The devices are differentiated from each other in these ways: * Flash Program Memory: - PIC18FX5K22 (PIC18F65K22 and PIC18F85K22) - 32 Kbytes - PIC18FX6K22 (PIC18F66K22 and PIC18F86K22) - 64 Kbytes - PIC18FX7K22 (PIC18F67K22 and PIC18F87K22) - 128 Kbytes * Data RAM: - All devices except PIC18FX5K22 - 4 Kbytes - PIC18FX5K22 - 2 Kbytes * I/O Ports: - PIC18F6XK22 (64-pin devices) - seven bidirectional ports - PIC18F8XK22 (80-pin devices) - nine bidirectional ports 2010 Microchip Technology Inc. Preliminary DS39960B-page 11 PIC18F87K22 FAMILY TABLE 1-1: DEVICE FEATURES FOR THE PIC18F6XK22 (64-PIN DEVICES) Features Operating Frequency Program Memory (Bytes) Program Memory (Instructions) Data Memory (Bytes) Interrupt Sources I/O Ports Parallel Communications Timers Comparators CTMU RTCC Capture/Compare/PWM (CCP) Modules Enhanced CCP (ECCP) Modules Serial Communications 12-Bit Analog-to-Digital Module Resets (and Delays) Instruction Set Packages 5 8 3 Yes Yes 7 3 Two MSSPs and two Enhanced USARTs (EUSART) 16 Input Channels POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST) 75 Instructions, 83 with Extended Instruction Set Enabled 64-Pin QFN, 64-Pin TQFP 7 32K 16,384 2K 42 PIC18F65K22 PIC18F66K22 DC - 64 MHz 64K 32,768 4K 48 Ports A, B, C, D, E, F, G Parallel Slave Port (PSP) 11 128K 65,536 4K PIC18F67K22 TABLE 1-2: DEVICE FEATURES FOR THE PIC18F8XK22 (80-PIN DEVICES) Features PIC18F85K22 32 K 16,384 2K 42 PIC18F86K22 DC - 64 MHz 64K (Up to 2 Mbytes with Extended Memory) 32,768 4K 48 Ports A, B, C, D, E, F, G, H, J Parallel Slave Port (PSP) 8 3 Yes Yes 5 7 3 Two MSSPs and two Enhanced USARTs (EUSART) 24 Input Channels POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST) 75 Instructions, 83 with Extended Instruction Set Enabled 80-Pin TQFP 7 11 65,536 4K 128K PIC18F87K22 Operating Frequency Program Memory (Bytes) Program Memory (Instructions) Data Memory (Bytes) Interrupt Sources I/O Ports Parallel Communications Timers Comparators CTMU RTCC Capture/Compare/PWM (CCP) Modules Enhanced CCP (ECCP) Modules Serial Communications 12-Bit Analog-to-Digital Module Resets (and Delays) Instruction Set Packages DS39960B-page 12 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 1-1: PIC18F6XK22 (64-PIN) BLOCK DIAGRAM Table Pointer<21> inc/dec logic 21 20 8 PCLATU PCLATH Data Bus<8> Data Latch Data Memory (2/4 Kbytes) Address Latch PCU PCH PCL Program Counter 31-Level Stack 12 Data Address<12> 4 BSR 12 FSR0 FSR1 FSR2 inc/dec logic 4 Access Bank 12 PORTC RC0:RC7(1) PORTB RB0:RB7(1) PORTA RA0:RA7(1,2) 8 Address Latch Program Memory Data Latch 8 STKPTR Table Latch Instruction Bus <16> ROM Latch Address Decode PORTD RD0:RD7(1) 8 IR Instruction Decode and Control State Machine Control Signals PRODH PRODL 3 BITOP 8 8 ALU<8> 8 8 x 8 Multiply 8 W 8 8 PORTE RE0: RE7(1) OSC2/CLKO OSC1/CLKI Timing Generation INTRC Oscillator 16 MHz Oscillator Precision Band Gap Reference Power-up Timer Oscillator Start-up Timer Power-on Reset Watchdog Timer BOR and LVD 8 PORTF RF1:RF7(1) ENVREG Voltage Regulator PORTG RG0:RG5(1) VDDCORE/VCAP VDD, VSS MCLR Timer0 Timer1 Timer 2/4/6/8/10(3)/12(3) Timer 3/5/7(3) CTMU ADC 12-Bit Comparator 1/2/3 CCP 4/5/6/7/8/9(3)/10(3) ECCP 1/2/3 EUSART1 EUSART2 RTCC MSSP1/2 Note 1: 2: 3: See Table 1-3 for I/O port pin descriptions. RA6 and RA7 are only available as digital I/O in select oscillator modes. For more information, see Section 3.0 "Oscillator Configurations". Unimplemented on the PIC18F65K22. 2010 Microchip Technology Inc. Preliminary DS39960B-page 13 PIC18F87K22 FAMILY FIGURE 1-2: PIC18F8XK22 (80-PIN) BLOCK DIAGRAM Data Bus<8> Table Pointer<21> inc/dec logic 21 20 8 PCLATU PCLATH 8 Data Latch Data Memory (2/4 Kbytes) Address Latch 12 Data Address<12> 4 BSR 12 FSR0 FSR1 FSR2 inc/dec logic 4 Access Bank 12 PORTA RA0:RA7(1,2) PCU PCH PCL Program Counter 31-Level Stack PORTB RB0:RB7(1) Address Latch System Bus Interface Program Memory Data Latch 8 STKPTR PORTC RC0:RC7(1) Table Latch PORTD RD0:RD7(1) ROM Latch Instruction Bus <16> IR AD15:0, A19:16 (Multiplexed with PORTD, PORTE and PORTH) Instruction Decode and Control Address Decode PORTE RE0:RE7(1) State Machine Control Signals 8 PORTF PRODH PRODL 3 BITOP 8 8 ALU<8> 8 8 x 8 Multiply 8 W 8 8 PORTG RG0:RG5(1) RF1:RF7(1) OSC2/CLKO OSC1/CLKI Timing Generation INTRC Oscillator 16 MHz Oscillator Precision Band Gap Reference Power-up Timer Oscillator Start-up Timer Power-on Reset Watchdog Timer BOR and LVD 8 PORTH RH0:RH7(1) ENVREG Voltage Regulator PORTJ VDDCORE/VCAP VDD,VSS MCLR RJ0:RJ7(1) Timer0 Timer1 Timer 2/4/6/8/10(3)/12(3) Timer 3/5/7(3) CTMU ADC 12-Bit Comparator 1/2/3 CCP 4/5/6/7/8/9(3)/10(3) ECCP 1/2/3 EUSART1 EUSART2 RTCC MSSP1/2 Note 1: 2: 3: See Table 1-3 for I/O port pin descriptions. RA6 and RA7 are only available as digital I/O in select oscillator modes. See Section 3.0 "Oscillator Configurations" for more information. Unimplemented on the PIC18F85K22. DS39960B-page 14 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 1-3: PIC18F6XK22 PINOUT I/O DESCRIPTIONS Pin Number Pin Buffer QFN/TQFP Type Type 7 I I 39 I I CMOS CMOS ST ST Master Clear (input) or programming voltage (input). This pin is an active-low Reset to the device. General purpose, input only pin. Oscillator crystal or external clock input. Oscillator crystal input. External clock source input. Always associated with pin function, OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.) General purpose I/O pin. Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In certain oscillator modes, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. General purpose I/O pin. CMOS Analog O OD = CMOS compatible input or output = Analog input = Output = Open-Drain (no P diode to VDD) Description Pin Name MCLR/RG5 MCLR RG5 OSC1/CLKI/RA7 OSC1 CLKI RA7 OSC2/CLKO/RA6 OSC2 CLKO 40 I/O O O TTL -- -- RA6 I/O TTL Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I = Input P = Power I2C = I2CTM/SMBus Note 1: 2: 3: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. Not available on PIC18F65K22 and PIC18F85K22 devices. 2010 Microchip Technology Inc. Preliminary DS39960B-page 15 PIC18F87K22 FAMILY TABLE 1-3: PIC18F6XK22 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Buffer QFN/TQFP Type Type Description PORTA is a bidirectional I/O port. RA0/AN0/ULPWU RA0 AN0 ULPWU RA1/AN1 RA1 AN1 RA2/AN2/VREFRA2 AN2 VREFRA3/AN3/VREF+ RA3 AN3 VREF+ RA4/T0CKI RA4 T0CKI RA5/AN4/T1CKI/T3G/ HLVDIN RA5 AN4 T1CKI T3G HLVDIN RA6 RA7 Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I = Input P = Power I2C = I2CTM/SMBus Note 1: 2: 3: 24 I/O I I 23 I/O I 22 I/O I I 21 I/O I I 28 I/O I 27 I/O I I I I TTL Analog ST ST Analog Digital I/O. Analog Input 4. Timer1 clock input. Timer3 external clock gate input. High/Low-Voltage Detect input. See the OSC2/CLKO/RA6 pin. See the OSC1/CLKI/RA7 pin. CMOS Analog O OD = CMOS compatible input or output = Analog input = Output = Open-Drain (no P diode to VDD) ST ST Digital I/O. Timer0 external clock input. TTL Analog Analog Digital I/O. Analog Input 3. A/D reference voltage (high) input. TTL Analog Analog Digital I/O. Analog Input 2. A/D reference voltage (low) input. TTL Analog Digital I/O. Analog Input 1. TTL Analog Analog Digital I/O. Analog Input 0. Ultra low-power wake-up input. Pin Name Default assignment for ECCP2 when the CCP2MX Configuration bit is set. Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. Not available on PIC18F65K22 and PIC18F85K22 devices. DS39960B-page 16 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 1-3: PIC18F6XK22 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Buffer QFN/TQFP Type Type Description PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs. RB0/INT0/FLTO RB0 INT0 FLT0 RB1/INT1 RB1 INT1 RB2/INT2/CTED1 RB2 INT2 CTED1 RB3/INT3/CTED2/ ECCP2/P2A RB3 INT3 CTED2 ECCP2 P2A RB4/KBI0 RB4 KBI0 RB5/KBI1/T3CKI/T1G RB5 KBI1 T3CKI T1G RB6/KBI2/PGC RB6 KBI2 PGC RB7/KBI3/PGD RB7 KBI3 PGD 48 I/O I I 47 I/O I 46 I/O I I 45 I/O I I I/O O 44 I/O I 43 I/O I I I 42 I/O I I/O 37 I/O I I/O TTL TTL ST Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin. CMOS Analog O OD = CMOS compatible input or output = Analog input = Output = Open-Drain (no P diode to VDD) TTL TTL ST Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSPTM programming clock pin. TTL TTL ST ST Digital I/O. Interrupt-on-change pin. Timer3 clock input. Timer1 external clock gate input. TTL TTL Digital I/O. Interrupt-on-change pin. TTL ST ST ST -- Digital I/O. External Interrupt 3. CTMU Edge 2 input. Capture 2 input/Compare 2 output/PWM2. Enhanced PWM2 Output A. TTL ST ST Digital I/O. External Interrupt 2. CTMU Edge 1 input. TTL ST Digital I/O. External Interrupt 1. TTL ST ST Digital I/O. External Interrupt 0. Enhanced PWM Fault input for ECCP1/2/3. Pin Name Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I = Input P = Power I2C = I2CTM/SMBus Note 1: 2: 3: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. Not available on PIC18F65K22 and PIC18F85K22 devices. 2010 Microchip Technology Inc. Preliminary DS39960B-page 17 PIC18F87K22 FAMILY TABLE 1-3: PIC18F6XK22 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Buffer QFN/TQFP Type Type Description PORTC is a bidirectional I/O port. RC0/SOSCO/SCLKI RC0 SOSCO SCLKI RC1/SOSCI/ECCP2/P2A RC1 SOSCI ECCP2(1) P2A RC2/ECCP1/P1A RC2 ECCP1 P1A RC3/SCK1/SCL1 RC3 SCK1 SCL1(4) RC4/SDI1/SDA1 RC4 SDI1 SDA1(4) RC5/SDO1 RC5 SDO1 RC6/TX1/CK1 RC6 TX1 CK1 RC7/RX1/DT1 RC7 RX1 DT1 30 I/O O I 29 I/O I I/O O 33 I/O I/O O 34 I/O I/O I/O 35 I/O I I/O 36 I/O O 31 I/O O I/O 32 I/O I I/O ST ST ST Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX1/CK1). CMOS Analog O OD = CMOS compatible input or output = Analog input = Output = Open-Drain (no P diode to VDD) ST -- ST Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX1/DT1). ST -- Digital I/O. SPI data out. ST ST I2C Digital I/O. SPI data in. I2C data I/O. ST ST I2C Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I2CTM mode. ST ST -- Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. Enhanced PWM1 Output A. ST CMOS ST -- Digital I/O. SOSC oscillator input. Capture 2 input/Compare2 output/PWM2 output. Enhanced PWM2 Output A. ST -- ST Digital I/O. SOSC oscillator output. Digital SOSC input. Pin Name Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I = Input P = Power I2C = I2CTM/SMBus Note 1: 2: 3: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. Not available on PIC18F65K22 and PIC18F85K22 devices. DS39960B-page 18 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 1-3: PIC18F6XK22 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Buffer QFN/TQFP Type Type Description PORTD is a bidirectional I/O port. RD0/PSP0/CTPLS RD0 PSP0 CTPLS RD1/PSP1/T5CKI/T7G RD1 PSP1 T5CKI T7G RD2/PSP2 RD2 PSP2 RD3/PSP3 RD3 PSP3 RD4/PSP4/SDO2 RD4 PSP4 SDO2 RD5/PSP5/SDI2/SDA2 RD5 PSP5 SDI2 SDA2 RD6/PSP6/SCK2/SCL2 RD6 PSP6 SCK2 SCL2(4) RD7/PSP7/SS2 RD7 PSP7 SS2 58 I/O I/O O 55 I/O I/O I I 54 I/O O 53 I/O I/O 52 I/O I/O O 51 I/O I/O I I/O 50 I/O I/O I/O I/O 49 I/O I/O I ST TTL TTL Digital I/O. Parallel Slave Port. SPI slave select input. CMOS Analog O OD = CMOS compatible input or output = Analog input = Output = Open-Drain (no P diode to VDD) ST TTL ST I2C Digital I/O. Parallel Slave Port. Synchronous serial clock. Synchronous serial clock I/O for I2C mode. ST TTL ST I2C Digital I/O. Parallel Slave Port. SPI data in. I2CTM data I/O. ST TTL -- Digital I/O. Parallel Slave Port. SPI data out. ST TTL Digital I/O. Parallel Slave Port. ST TTL Digital I/O. Parallel Slave Port. ST TTL ST ST Digital I/O. Parallel Slave Port. Timer5 clock input. Timer7 external clock gate input. ST TTL -- Digital I/O. Parallel Slave Port data. CTMU pulse generator output. Pin Name Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I = Input P = Power I2C = I2CTM/SMBus Note 1: 2: 3: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. Not available on PIC18F65K22 and PIC18F85K22 devices. 2010 Microchip Technology Inc. Preliminary DS39960B-page 19 PIC18F87K22 FAMILY TABLE 1-3: PIC18F6XK22 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Buffer QFN/TQFP Type Type Description PORTE is a bidirectional I/O port. RE0/RD/P2D RE0 RD P2D RE1/WR/P2C RE1 WR P2C RE2/CS/P2B/CCP10 RE2 CS P2B CCP10(3) RE3/P3C/CCP9/REFO RE3 P3C CCP9(3) REFO RE4/P3B/CCP8 RE4 P3B CCP8 RE5/P1C/CCP7 RE5 P1C CCP7 RE6/P1B/CCP6 RE6 P1B CCP6 RE7/ECCP2/P2A RE7 ECCP2(2) P2A 2 I/O I O 1 I/O I O 64 I/O I O I/O 63 I/O O I/O O 62 I/O O I/O 61 I/O O I/O 60 I/O O I/O 59 I/O I/O O ST ST -- Digital I/O. Capture 2 input/Compare 2 output/PWM2 output. ECCP2 PWM Output A. CMOS Analog O OD = CMOS compatible input or output = Analog input = Output = Open-Drain (no P diode to VDD) ST -- S/T Digital I/O. ECCP1 PWM Output B. Capture 6 input/Compare 6 output/PWM6 output. ST -- S/T Digital I/O. ECCP1 PWM Output C. Capture 7 input/Compare 7 output/PWM7 output. ST -- S/T Digital I/O. ECCP3 PWM Output B. Capture 8 input/Compare 8 output/PWM8 output. ST -- S/T -- Digital I/O. ECCP3 PWM Output C. Capture 9 input/Compare 9 output/PWM9 output. Reference clock out. ST TTL -- S/T Digital I/O. Parallel Slave Port chip select. ECCP2 PWM Output B. Capture 10 input/Compare 10 output/PWM10 output. ST TTL -- Digital I/O. Parallel Slave Port write strobe. ECCP2 PWM Output C. ST TTL -- Digital I/O. Parallel Slave Port read strobe. EECP2 PWM Output D. Pin Name Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I = Input P = Power I2C = I2CTM/SMBus Note 1: 2: 3: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. Not available on PIC18F65K22 and PIC18F85K22 devices. DS39960B-page 20 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 1-3: PIC18F6XK22 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Buffer QFN/TQFP Type Type Description PORTF is a bidirectional I/O port. RF1/AN6/C2OUT/CTDIN RF1 AN6 C2OUT CTDIN RF2/AN7/C1OUT RF2 AN7 C1OUT RF3/AN8/C2INB/CTMUI RF3 AN8 C2INB CTMUI RF4/AN9/C2INA RF4 AN9 C2INA RF5/AN10/CVREF/C1INB RF5 AN10 CVREF C1INB RF6/AN11/C1INA RF6 AN11 C1INA RF7/AN5/SS1 RF7 AN5 SS1 17 I/O I O I 16 I/O I O 15 I/O I I O 14 I/O I I 13 I/O I O I 12 I/O I I 11 I/O O I ST Analog TTL Digital I/O. Analog Input 5. SPI1 slave select input. CMOS Analog O OD = CMOS compatible input or output = Analog input = Output = Open-Drain (no P diode to VDD) ST Analog Analog Digital I/O. Analog Input 11. Comparator 1 Input A. ST Analog Analog Analog Digital I/O. Analog Input 10. Comparator reference voltage output. Comparator 1 Input B. ST Analog Analog Digital I/O. Analog Input 9. Comparator 2 Input A. ST Analog Analog -- Digital I/O. Analog Input 8. Comparator 2 Input B. CTMU pulse generator charger for the C2INB comparator input. ST Analog -- Digital I/O. Analog Input 7. Comparator 1 output. ST Analog -- ST Digital I/O. Analog Input 6. Comparator 2 output. CTMU pulse delay input. Pin Name Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I = Input P = Power I2C = I2CTM/SMBus Note 1: 2: 3: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. Not available on PIC18F65K22 and PIC18F85K22 devices. 2010 Microchip Technology Inc. Preliminary DS39960B-page 21 PIC18F87K22 FAMILY TABLE 1-3: PIC18F6XK22 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Buffer QFN/TQFP Type Type Description PORTG is a bidirectional I/O port. RG0/ECCP3/P3A RG0 ECCP3 P3A RG1/TX2/CK2/AN19/ C3OUT RG1 TX2 CK2 AN19 C3OUT RG2/RX2/DT2/AN18/ C3INA RG2 RX2 DT2 AN18 C3INA RG3/CCP4/AN17/P3D/ C3INB RG3 CCP4 AN17 P3D C3INB RG4/RTCC/T7CKI/T5G/ CCP5/AN16/P1D/C3INC RG4 RTCC T7CKI(3) T5G CCP5 AN16 P1D C3INC RG5 3 I/O I/O O 4 I/O O I/O I O 5 I/O I I/O I I 6 I/O I/O I O I 8 I/O O I I I/O I O I 7 ST -- ST ST ST Analog -- Analog Digital I/O. RTCC output Timer7 clock input. Timer5 external clock gate input. Capture 5 input/Compare 5 output/PWM5 output. Analog Input 16. ECCP1 PWM Output D. Comparator 3 Input C. See the MCLR/RG5 pin. CMOS Analog O OD = CMOS compatible input or output = Analog input = Output = Open-Drain (no P diode to VDD) ST S/T Analog -- Analog Digital I/O. Capture 4 input/Compare 4 output/PWM4 output. Analog Input 18. ECCP3 PWM Output D. Comparator 3 Input B. ST ST ST Analog Analog Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX2/CK2). Analog Input 18. Comparator 3 Input A. ST -- ST Analog -- Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX2/DT2). Analog Input 19. Comparator 3 output. ST ST -- Digital I/O. Capture 3 input/Compare 3 output/PWM3 output. ECCP3 PWM Output A. Pin Name Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I = Input P = Power I2C = I2CTM/SMBus Note 1: 2: 3: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. Not available on PIC18F65K22 and PIC18F85K22 devices. DS39960B-page 22 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 1-3: PIC18F6XK22 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Buffer QFN/TQFP Type Type 9, 25, 41, 56 26, 38, 57 20 19 18 10 P -- P P P P I -- -- -- -- ST Description Ground reference for logic and I/O pins. Positive supply for logic and I/O pins. Ground reference for analog modules. Positive supply for analog modules. Enable for on-chip voltage regulator. Core logic power or external filter capacitor connection. External filter capacitor connection (regulator enabled/disabled). CMOS Analog O OD = CMOS compatible input or output = Analog input = Output = Open-Drain (no P diode to VDD) Pin Name VSS VDD AVSS AVDD ENVREG VDDCORE/VCAP VDDCORE VCAP Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I = Input P = Power I2C = I2CTM/SMBus Note 1: 2: 3: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. Not available on PIC18F65K22 and PIC18F85K22 devices. 2010 Microchip Technology Inc. Preliminary DS39960B-page 23 PIC18F87K22 FAMILY TABLE 1-4: PIC18F8XK22 PINOUT I/O DESCRIPTIONS Pin Number TQFP 9 I RG5 OSC1/CLKI/RA7 OSC1 CLKI 49 I I CMOS CMOS I ST ST Master Clear (input) or programming voltage (input). This pin is an active-low Reset to the device. General purpose, input only pin. Oscillator crystal or external clock input. Oscillator crystal input. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.) General purpose I/O pin. Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In certain oscillator modes, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. General purpose I/O pin. Pin Buffer Type Type Description Pin Name MCLR/RG5 RA7 OSC2/CLKO/RA6 OSC2 CLKO 50 I/O O O TTL -- -- RA6 I/O TTL Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD) I2C = I2CTM/SMBus Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. 3: Not available on PIC18F65K22 and PIC18F85K22 devices. 4: PSP is available only in Microcontroller mode. 5: The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>). DS39960B-page 24 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 1-4: PIC18F8XK22 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number TQFP Pin Buffer Type Type Description PORTA is a bidirectional I/O port. RA0/AN0/ULPWU RA0 AN0 ULPWU RA1/AN1 RA1 AN1 RA2/AN2/VREFRA2 AN2 VREFRA3/AN3/VREF+ RA3 AN3 VREF+ RA4/T0CKI RA4 T0CKI RA5/AN4/T1CKI/ T3G/HLVDIN RA5 AN4 T1CKI T3G HLVDIN RA6 RA7 30 I/O I I 29 I/O I 28 I/O I I 27 I/O I I 34 I/O I 33 I/O I I I I TTL Analog ST ST Analog Digital I/O. Analog Input 4. Timer1 clock input. Timer3 external clock gate input. High/Low-Voltage Detect input. See the OSC2/CLKO/RA6 pin. See the OSC1/CLKI/RA7 pin. ST ST Digital I/O. Timer0 external clock input. TTL Analog Analog Digital I/O. Analog Input 3. A/D reference voltage (high) input. TTL Analog Analog Digital I/O. Analog Input 2. A/D reference voltage (low) input. TTL Analog Digital I/O. Analog Input 1. TTL Analog Analog Digital I/O. Analog Input 0. Ultra low-power wake-up input. Pin Name Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD) I2C = I2CTM/SMBus Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. 3: Not available on PIC18F65K22 and PIC18F85K22 devices. 4: PSP is available only in Microcontroller mode. 5: The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>). 2010 Microchip Technology Inc. Preliminary DS39960B-page 25 PIC18F87K22 FAMILY TABLE 1-4: PIC18F8XK22 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number TQFP Pin Buffer Type Type Description PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs. RB0/INT0/FLT0 RB0 INT0 FLT0 RB1/INT1 RB1 INT1 RB2/INT2/CTED1 RB2 INT2 CTED1 RB3/INT3/CTED2/ ECCP2/P2A RB3 INT3 CTED2 ECCP2 P2A RB4/KBI0 RB4 KBI0 RB5/KBI1/T3CKI/T1G RB5 KBI1 T3CKI T1G RB6/KBI2/PGC RB6 KBI2 PGC RB7/KBI3/PGD RB7 KBI3 PGD 58 I/O I I 57 I/O I 56 I/O I I 55 I/O I I I/O O 54 I/O I 53 I/O I I I 52 I/O I I/O 47 I/O I I/O TTL TTL ST Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin. TTL TTL ST Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSPTM programming clock pin. TTL TTL ST ST Digital I/O. Interrupt-on-change pin. Timer3 clock input. Timer1 external clock gate input. TTL TTL Digital I/O. Interrupt-on-change pin. TTL ST ST ST ST Digital I/O. External Interrupt 3. CTMU Edge 2 input. Capture 2 input/Compare 2 output/PWM2 output. Enhanced PWM 2 Output A. TTL ST ST Digital I/O. External Interrupt 2. CTMU Edge 1 input. TTL ST Digital I/O. External Interrupt 1. TTL ST ST Digital I/O. External Interrupt 0. Enhanced PWM Fault input for ECCP1/2/3. Pin Name Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD) I2C = I2CTM/SMBus Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. 3: Not available on PIC18F65K22 and PIC18F85K22 devices. 4: PSP is available only in Microcontroller mode. 5: The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>). DS39960B-page 26 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 1-4: PIC18F8XK22 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number TQFP Pin Buffer Type Type Description PORTC is a bidirectional I/O port. RC0/SOSCO/SCKLI RC0 SOSCO SCKLI RC1/SOSCI/ECCP2/P2A RC1 SOSCI ECCP2(1) P2A RC2/ECCP1/P1A RC2 ECCP1 P1A RC3/SCK1/SCL1 RC3 SCK1 SCL1 RC4/SDI1/SDA1 RC4 SDI1 SDA1 RC5/SDO1 RC5 SDO1 RC6/TX1/CK1 RC6 TX1 CK1 RC7/RX1/DT1 RC7 RX1 DT1 36 I/O O I 35 I/O I I/O O 43 I/O I/O O 44 I/O I/O I/O 45 I/O I I/O 46 I/O O 37 I/O O I/O 38 I/O I I/O ST ST ST Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX1/CK1). ST -- ST Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX1/DT1). ST -- Digital I/O. SPI data out. ST ST I2C Digital I/O. SPI data in. I2C data I/O. ST ST I2C Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I2CTM mode. ST ST -- Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. Enhanced PWM1 Output A. ST CMOS ST -- Digital I/O. SOSC oscillator input. Capture 2 input/Compare 2 output/PWM2 output. Enhanced PWM2 Output A. ST -- ST Digital I/O. SOSC oscillator output. Digital SOSC input. Pin Name Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD) I2C = I2CTM/SMBus Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. 3: Not available on PIC18F65K22 and PIC18F85K22 devices. 4: PSP is available only in Microcontroller mode. 5: The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>). 2010 Microchip Technology Inc. Preliminary DS39960B-page 27 PIC18F87K22 FAMILY TABLE 1-4: PIC18F8XK22 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number TQFP Pin Buffer Type Type Description PORTD is a bidirectional I/O port. RD0/CTPLS RD0 CTPLS RD1/T5CKI/T7G RD1 T5CKI T7G RD2/PSP2/AD2 RD2 PSP2(4) AD2 RD3/PSP3/AD3 RD3 PSP3(4) AD3 RD4/SDO2/PSP4/AD4 RD4 SDO2 PSP4(4) AD4 RD5/SDI2/SDA2/PSP5/ AD5 RD5 SDI2 SDA2 PSP5(4) AD5 72 I/O O 69 I/O I I 68 I/O I/O I/O 67 I/O I/O I/O 66 I/O O I/O I/O 65 I/O I I/O I/O I/O ST ST I2C TTL TTL Digital I/O. SPI data in. I2CTM data I/O. Parallel Slave Port data. External Memory Address Data 5. ST -- TTL TTL Digital I/O. SPI data out. Parallel Slave Port data. External Memory Address Data 4. ST TTL TTL Digital I/O. Parallel Slave Port data. External Memory Address Data 3. ST TTL TTL Digital I/O. Parallel Slave Port data. External Memory Address Data 2. ST ST ST Digital I/O. Timer5 clock input. Timer7 external clock gate input. ST ST Digital I/O. CTMU pulse generator output. Pin Name Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD) I2C = I2CTM/SMBus Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. 3: Not available on PIC18F65K22 and PIC18F85K22 devices. 4: PSP is available only in Microcontroller mode. 5: The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>). DS39960B-page 28 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 1-4: PIC18F8XK22 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number TQFP 64 I/O I/O I/O I/O I/O 63 I/O I I/O I/O ST TTL TTL TTL Digital I/O. SPI slave select input. Parallel Slave Port data. External Memory Address Data 7. ST ST I2C TTL TTL Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I2CTM mode. Parallel Slave Port data. External Memory Address Data 6. Pin Buffer Type Type Description Pin Name RD6/SCK2/SCL2/PSP6/ AD6 RD6 SCK2 SCL2 PSP6(4) AD6 RD7/SS2/PSP7/AD7 RD7 SS2 PSP7(4) AD7 Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD) I2C = I2CTM/SMBus Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. 3: Not available on PIC18F65K22 and PIC18F85K22 devices. 4: PSP is available only in Microcontroller mode. 5: The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>). 2010 Microchip Technology Inc. Preliminary DS39960B-page 29 PIC18F87K22 FAMILY TABLE 1-4: PIC18F8XK22 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number TQFP Pin Buffer Type Type Description PORTE is a bidirectional I/O port. RE0/P2D/RD/AD8 RE0 P2D RD(4) AD8 RE1/P2C/WR/AD9 RE1 P2C WR(4) AD9 RE2/P2B/CCP10/CS/ AD10 RE2 P2B CCP10(3) CS(4) AD10 RE3/P3C/CCP9/REFO AD11 RE3 P3C CCP9(3,5) REFO AD11 RE4/P3B/CCP8/AD12 RE4 P3B CCP8(5) AD12 RE5/P1C/CCP7/AD13 RE5 P1C CCP7(5) AD13 4 I/O O I I/O 3 I/O O I I/O 78 I/O O I/O I I/O 77 I/O O I/O O I/O 76 I/O O I/O I/O 75 I/O O I/O I/O ST -- ST TTL Digital I/O. ECCP1 PWM Output C. Capture 7 input/Compare 7 output/PWM7 output. External Memory Address/Data 13. ST -- ST TTL Digital I/O. ECCP4 PWM Output B. Capture 8 input/Compare 8 output/PWM8 output. External Memory Address/Data 12. ST -- S/T -- TTL Digital I/O. ECCP3 PWM Output C. Capture 9 input/Compare 9 output/PWM9 output. Reference clock out. External Memory Address/Data 11. ST ST ST TTL TTL Digital I/O. ECCP2 PWM Output B. Capture 10 input/Compare 10 output/PWM10 output. Parallel Slave Port chip select. External Memory Address/Data 10. ST -- TTL TTL Digital I/O. ECCP2 PWM Output C. Parallel Slave Port write strobe. External Memory Address/Data 9. ST -- TTL TTL Digital I/O. ECCP2 PWM Output D. Parallel Slave Port read strobe. External Memory Address/Data 8. Pin Name Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD) I2C = I2CTM/SMBus Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. 3: Not available on PIC18F65K22 and PIC18F85K22 devices. 4: PSP is available only in Microcontroller mode. 5: The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>). DS39960B-page 30 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 1-4: PIC18F8XK22 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number TQFP 74 I/O O I/O I/O 73 I/O I/O O I/O ST ST -- ST Digital I/O. Capture 2 input/Compare 2 output/PWM2 output. ECCP2 PWM Output A. External Memory Address/Data 15. ST -- ST ST Digital I/O. ECCP1 PWM Output B. Capture 6 input/Compare 6 output/PWM6 output. External Memory Address/Data 14. Pin Buffer Type Type Description Pin Name RE6/P1B/CCP6/AD14 RE6 P1B CCP6(5) AD14 RE7/ECCP2/P2A/AD15 RE7 ECCP2(2) P2A AD15 Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD) I2C = I2CTM/SMBus Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. 3: Not available on PIC18F65K22 and PIC18F85K22 devices. 4: PSP is available only in Microcontroller mode. 5: The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>). 2010 Microchip Technology Inc. Preliminary DS39960B-page 31 PIC18F87K22 FAMILY TABLE 1-4: PIC18F8XK22 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number TQFP Pin Buffer Type Type Description PORTF is a bidirectional I/O port. RF1/AN6/C2OUT/CTDIN RF1 AN6 C2OUT CTDIN RF2/AN7/C1OUT RF2 AN7 C1OUT RF3/AN8/C2INB/CTMUI RF3 AN8 C2INB CTMUI RF4/AN9/C2INA RF4 AN9 C2INA RF5/AN10/C1INB RF5 AN10 C1INB RF6/AN11/C1INA RF6 AN11 C1INA RF7/AN5/SS1 RF7 AN5 SS1 23 I/O I O I 18 I/O I O 17 I/O I I O 16 I/O I I 15 I/O I I 14 I/O I I 13 I/O O I ST Analog ST Digital I/O. Analog Input 5. SPI slave select input. ST Analog Analog Digital I/O. Analog Input 11. Comparator 1 Input A. ST Analog Analog Digital I/O. Analog Input 10. Comparator 1 Input B. ST Analog Analog Digital I/O. Analog Input 9. Comparator 2 Input A. ST Analog Analog -- Digital I/O. Analog Input 8. Comparator 2 Input B. CTMU pulse generator charger for the C2INB comparator input. ST Analog -- Digital I/O. Analog Input 7. Comparator 1 output. ST Analog -- ST Digital I/O. Analog Input 6. Comparator 2 output. CTMU pulse delay input. Pin Name Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD) I2C = I2CTM/SMBus Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. 3: Not available on PIC18F65K22 and PIC18F85K22 devices. 4: PSP is available only in Microcontroller mode. 5: The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>). DS39960B-page 32 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 1-4: PIC18F8XK22 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number TQFP Pin Buffer Type Type Description PORTG is a bidirectional I/O port. RG0/ECCP3/P3A RG0 ECCP3 P3A RG1/TX2/CK2/AN19/ C3OUT RG1 TX2 CK2 AN19 C3OUT RG2/RX2/DT2/AN18/ C3INA RG2 RX2 DT2 AN18 C3INA RG3/CCP4/AN17/P3D/ C3INB RG3 CCP4 AN17 P3D C3INB RG4/RTCC/T7CKI/T5G/ CCP5/AN16/P1D/C3INC RG4 RTCC T7CKI(3) T5G CCP5 AN16 P1D C3INC RG5 5 I/O I/O O 6 I/O O I/O I O 7 I/O I I/O I I 8 I/O I/O I O I 10 I/O O I I I/O I O I 9 ST -- ST ST ST Analog -- Analog Digital I/O. RTCC output. Timer7 clock input. Timer5 external clock gate input. Capture 5 input/Compare 5 output/PWM5 output. Analog Input 16. ECCP1 PWM Output D. Comparator 3 Input C. See the MCLR/RG5 pin. ST ST Analog -- Analog Digital I/O. Capture 4 input/Compare 4 output/PWM4 output. Analog Input 17. ECCP3 PWM Output D. Comparator 3 Input B. ST ST ST Analog Analog Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX2/CK2). Analog Input 18. Comparator 3 Input A. ST -- ST Analog -- Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX2/DT2). Analog Input 19. Comparator 3 output. ST ST -- Digital I/O. Capture 3 input/Compare 3 output/PWM3 output. ECCP3 PWM Output A. Pin Name Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD) I2C = I2CTM/SMBus Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. 3: Not available on PIC18F65K22 and PIC18F85K22 devices. 4: PSP is available only in Microcontroller mode. 5: The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>). 2010 Microchip Technology Inc. Preliminary DS39960B-page 33 PIC18F87K22 FAMILY TABLE 1-4: PIC18F8XK22 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number TQFP Pin Buffer Type Type Description PORTH is a bidirectional I/O port. RH0/AN23 RH0 AN23 RH1/AN22 RH1 AN22 RH2/AN21 RH2 AN21 RH3/AN20 RH3 AN20 RH4/CCP9/P3C/AN12/ C2INC RH4 CCP9(5) P3C AN12 C2INC RH5/CCP8/P3B/AN13/ C2IND RH5 CCP8(5) P3B AN13 C2IND RH6/CCP7/P1C/AN14/ C1INC RH6 CCP7(5) P1C AN14 C1INC RH7/CCP6/P1B/AN15 RH7 CCP6(5) P1B AN15 79 I/O I 80 I/O I 1 I/O I 2 I/O I 22 I/O I/O O I I 21 I/O I/O O I I 20 I/O I/O O I I 19 I/O I/O O I ST ST -- Analog Digital I/O. Capture 6 input/Compare 6 output/PWM6 output. ECCP1 PWM Output B. Analog Input 15. ST ST -- Analog Analog Digital I/O. Capture 7 input/Compare 7 output/PWM7 output. ECCP1 PWM Output C. Analog Input 14. Comparator 1 Input C. ST ST -- Analog Analog Digital I/O. Capture 8 input/Compare 8 output/PWM8 output. ECCP3 PWM Output B. Analog Input 13. Comparator 1 Input D. ST ST -- Analog Analog Digital I/O. Capture 9 input/Compare 9 output/PWM9 output. ECCP3 PWM Output C. Analog Input 12. Comparator 2 Input C. ST Analog Digital I/O. Analog Input 20. ST Analog Digital I/O. Analog Input 21. ST Analog Digital I/O. Analog Input 22. ST Analog Digital I/O. Analog Input 23. Pin Name Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD) I2C = I2CTM/SMBus Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. 3: Not available on PIC18F65K22 and PIC18F85K22 devices. 4: PSP is available only in Microcontroller mode. 5: The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>). DS39960B-page 34 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 1-4: PIC18F8XK22 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number TQFP Pin Buffer Type Type Description PORTJ is a bidirectional I/O port. RJ0 RJ1/ALE RJ1 ALE RJ2/OE RJ2 OE RJ3/WRL RJ3 WRL RJ4/WRH RJ4 WRH RJ5/CE RJ5 CE RJ6/LB RJ6 LB RJ7/UB RJ7 UB VSS VDD AVSS AVDD ENVREG VDDCORE/VCAP VDDCORE VCAP 62 61 I/O O 60 I/O O 59 I/O O 39 I/O O 40 I/O O 41 I/O O 42 I/O O 11, 31, 51, 70 32, 48, 71 26 25 24 12 P -- P P P P I ST -- -- -- -- -- ST Digital I/O. External memory high byte control. Ground reference for logic and I/O pins. Positive supply for logic and I/O pins. Ground reference for analog modules. Positive supply for analog modules. Enable for on-chip voltage regulator. Core logic power or external filter capacitor connection. External filter capacitor connection (regulator enabled/disabled). ST -- Digital I/O. External memory low byte control. ST -- Digital I/O External memory chip enable control. ST -- Digital I/O. External Memory Byte Address 0 control. ST -- Digital I/O. External memory low control. ST -- Digital I/O. External memory output enable. ST -- Digital I/O. External memory address latch enable. I/O ST Digital I/O. Pin Name Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD) I2C = I2CTM/SMBus Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set. 2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared. 3: Not available on PIC18F65K22 and PIC18F85K22 devices. 4: PSP is available only in Microcontroller mode. 5: The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>). 2010 Microchip Technology Inc. Preliminary DS39960B-page 35 PIC18F87K22 FAMILY NOTES: DS39960B-page 36 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 2.0 GUIDELINES FOR GETTING STARTED WITH PIC18FXXKXX MICROCONTROLLERS Basic Connection Requirements FIGURE 2-1: RECOMMENDED MINIMUM CONNECTIONS C2(2) VDD VDD VSS 2.1 Getting started with the PIC18F87K22 family family of 8-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development. The following pins must always be connected: * All VDD and VSS pins (see Section 2.2 "Power Supply Pins") * All AVDD and AVSS pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins") * MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin") * ENVREG (if implemented) and VCAP/VDDCORE pins (see Section 2.4 "Voltage Regulator Pins (ENVREG and VCAP/VDDCORE)") These pins must also be connected if they are being used in the end application: * PGC/PGD pins used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes (see Section 2.5 "ICSP Pins") * OSCI and OSCO pins when an external oscillator source is used (see Section 2.6 "External Oscillator Pins") Additionally, the following pins may be required: * VREF+/VREF- pins are used when external voltage reference for analog modules is implemented Note: The AVDD and AVSS pins must always be connected, regardless of whether any of the analog modules are being used. R1 R2 MCLR (1) (1) ENVREG VCAP/VDDCORE C1 PIC18FXXKXX C6(2) VSS VDD VDD C7(2) C3(2) VSS AVDD AVSS VDD VSS C5(2) C4(2) Key (all values are recommendations): C1 through C6: 0.1 F, 20V ceramic R1: 10 k R2: 100 to 470 Note 1: See Section 2.4 "Voltage Regulator Pins (ENVREG and VCAP/VDDCORE)" for explanation of ENVREG pin connections. The example shown is for a PIC18F device with five VDD/VSS and AVDD/AVSS pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately. 2: The minimum mandatory connections are shown in Figure 2-1. 2010 Microchip Technology Inc. Preliminary DS39960B-page 37 PIC18F87K22 FAMILY 2.2 2.2.1 Power Supply Pins DECOUPLING CAPACITORS 2.3 Master Clear (MCLR) Pin The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required. Consider the following criteria when using decoupling capacitors: * Value and type of capacitor: A 0.1 F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device, with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended. * Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm). * Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 F to 0.001 F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 F in parallel with 0.001 F). * Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance. The MCLR pin provides two specific device functions: Device Reset, and Device Programming and Debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements. During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the MCLR pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations. Any components associated with the MCLR pin should be placed within 0.25 inch (6 mm) of the pin. FIGURE 2-2: VDD R1 EXAMPLE OF MCLR PIN CONNECTIONS R2 JP C1 MCLR PIC18FXXKXX 2.2.2 TANK CAPACITORS Note 1: On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including microcontrollers, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 F to 47 F. R1 10 k is recommended. A suggested starting value is 10 k. Ensure that the MCLR pin VIH and VIL specifications are met. R2 470 will limit any current flowing into MCLR from the external capacitor, C, in the event of MCLR pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). Ensure that the MCLR pin VIH and VIL specifications are met. 2: DS39960B-page 38 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 2.4 Voltage Regulator Pins (ENVREG and VCAP/VDDCORE) FIGURE 2-3: FREQUENCY vs. ESR PERFORMANCE FOR SUGGESTED VCAP ESR () The on-chip voltage regulator enable pin, ENVREG, must always be connected directly to either a supply voltage or to ground. Tying ENVREG to VDD enables the regulator, while tying it to ground disables the regulator. Refer to Section 28.3 "On-Chip Voltage Regulator" for details on connecting and using the on-chip regulator. When the regulator is enabled, a low-ESR (< 5) capacitor is required on the VCAP/VDDCORE pin to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD and must use a capacitor of 10 F connected to ground. The type can be ceramic or tantalum. A suitable example is the Murata GRM21BF50J106ZE01 (10 F, 6.3V) or equivalent. Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to Section 31.0 "Electrical Characteristics" for additional information. When the regulator is disabled, a 0.1 F capacitor should be connected from the VCAP/VDDCORE pin to ground. This capacitor's characteristics must be similar to those of the "decoupling" capacitors explained in Section 2.2.1 "Decoupling Capacitors". For details on the VDD requirement, when the regulator is disabled, see parameter D001 in Section 31.0 "Electrical Characteristics". Some PIC18FXXKXX families or some devices within a family do not provide the option of enabling or disabling the on-chip voltage regulator: * Some devices (with the name, PIC18LFXXKXX) permanently disable the voltage regulator. These devices' do not have the ENVREG pin and require a 0.1 F capacitor on the VCAP/VDDCORE pin. The VDD level of these devices must comply with the "voltage regulator disabled" specification for parameter D001, in Section 31.0 "Electrical Characteristics". * Some devices permanently enable the voltage regulator. These devices also do not have the ENVREG pin. The 10F capacitor is still required on the VCAP/VDDCORE pin. For details on all members of the PIC18F87K22 family, see Section 28.3 "On-Chip Voltage Regulator". 10 1 0.1 0.01 0.001 0.01 0.1 1 10 100 Frequency (MHz) 1000 10,000 Note: Data for Murata GRM21BF50J106ZE01 shown. Measurements at 25C, 0V DC bias. 2.5 ICSP Pins The PGC and PGD pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100. Pull-up resistors, series diodes and capacitors on the PGC and PGD pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and pin input voltage high (VIH) and input low (VIL) requirements. For device emulation, ensure that the "Communication Channel Select" (i.e., PGCx/PGDx pins) programmed into the device matches the physical connections for the ICSP to the Microchip debugger/emulator tool. For more information on available Microchip development tools connection requirements, refer to Section 30.0 "Development Support". 2010 Microchip Technology Inc. Preliminary DS39960B-page 39 PIC18F87K22 FAMILY 2.6 External Oscillator Pins FIGURE 2-4: Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to Section 3.0 "Oscillator Configurations" for details). The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. Layout suggestions are shown in Figure 2-4. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground. In planning the application's routing and I/O assignments, ensure that adjacent port pins and other signals in close proximity to the oscillator are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise). For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com): * AN826, "Crystal Oscillator Basics and Crystal Selection for rfPICTM and PICmicro(R) Devices" * AN849, "Basic PICmicro(R) Oscillator Design" * AN943, "Practical PICmicro(R) Oscillator Analysis and Design" * AN949, "Making Your Oscillator Work" SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT Single-Sided and In-Line Layouts: Copper Pour (tied to ground) Primary Oscillator Crystal DEVICE PINS Primary Oscillator C1 C2 OSC1 OSC2 GND T1OSO Timer1 Oscillator Crystal T1OS I T1 Oscillator: C1 T1 Oscillator: C2 Fine-Pitch (Dual-Sided) Layouts: Top Layer Copper Pour (tied to ground) Bottom Layer Copper Pour (tied to ground) OSCO C2 GND Oscillator Crystal C1 OSCI 2.7 Unused I/Os DEVICE PINS Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k to 10 k resistor to VSS on unused pins and drive the output to logic low. DS39960B-page 40 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 3.0 3.1 OSCILLATOR CONFIGURATIONS Oscillator Types To optimize power consumption when using EC/HS/ XT/LP/RC as the primary oscillator, the frequency input range can be configured to yield an optimized power bias: * Low-Power Bias - External frequency less than 160 kHz * Medium Power Bias - External frequency between 160 kHz and 16 MHz * High-Power Bias - External frequency greater than 16 MHz All of these modes are selected by the user by programming the FOSC<3:0> Configuration bits (CONFIG1H<3:0>). In addition, PIC18F87K22 family devices can switch between different clock sources, either under software control or, under certain conditions, automatically. This allows for additional power savings by managing device clock speed in real time without resetting the application. The clock sources for the PIC18F87K22 family of devices are shown in Figure 3-1. For the HS and EC mode, there are additional power modes of operation - depending on the frequency of operation. HS1 is the Medium power mode with a frequency range of 4 MHz to 16 MHz. HS2 is the High-Power mode, where the oscillator frequency can go from 16 MHz to 25 MHz. HS1 and HS2 are achieved by setting the CONFIG1H<3:0> correctly. (For details, see Register 28-2 on page 404.) EC mode has these modes of operation: * EC1 - For low power with a frequency range up to 160 kHz * EC2 - Medium power with a frequency range of 160 kHz to 16 MHz * EC3 - High power with a frequency range of 16 MHz to 64 MHz EC1, EC2 and EC3 are achieved by setting the CONFIG1H<3:0> correctly. (For details, see Register 28-2 on page 404.) Table 3-1 shows the HS and EC modes' frequency range and FOSC<3:0> settings. The PIC18F87K22 family of devices can be operated in the following oscillator modes: External clock, RA6 available External clock, clock out RA6 (FOSC/4 on RA6) * HS High-Speed Crystal/Resonator * XT Crystal/Resonator * LP Low-Power Crystal * RC External Resistor/Capacitor, RA6 available * RCIO External Resistor/Capacitor, clock out RA6 (FOSC/4 on RA6) * INTIO2 Internal Oscillator with I/O on RA6 and RA7 * INTIO1 Internal Oscillator with FOSC/4 output on RA6 and I/O on RA7 There is also an option for running the 4xPLL on any of the clock sources in the input frequency range of 4 to 16 MHz. The PLL is enabled by setting the PLLCFG bit (CONFIG1H<4>) or the PLLEN bit (OSCTUNE<6>). For the EC and HS mode, the PLLEN (software) or PLLCFG (CONFIG) bit can be used to enable the PLL. For the INTIOx modes (HF-INTOSC): * Only the PLLEN can enable the PLL (PLLCFG is ignored). * When the oscillator is configured for the internal oscillator (FOSC<3:0> = 100x), the PLL can be enabled only when the HF-INTOSC frequency is 8 or 16 MHz. When the RA6 and RA7 pins are not used for an oscillator function or CLKOUT function, they are available as general purpose I/Os. * EC * ECIO 2010 Microchip Technology Inc. Preliminary DS39960B-page 41 PIC18F87K22 FAMILY TABLE 3-1: HS, EC, XT, LP AND RC MODES: RANGES AND SETTINGS Mode EC1 (low power) (EC1 & EC1IO) EC2 (medium power) (EC2 & EC2IO) EC3 (high power) (EC3 & EC3IO) HS1 (medium power) HS2 (high power) XT LP RC (External) INTIO Frequency Range DC-160 kHz 160 kHz-16 MHz 16 MHz-64 MHz 4 MHz-16 MHz 16 MHz-25 MHz 100 kHz-4 MHz 31.25 kHz 0 - 4 MHz 32 KHz-16 MHz FOSC<3:0> Setting 1101 1100 1011 1010 0101 0100 0011 0010 0001 0000 001x 100x (and OSCCON, OSCCON2) FIGURE 3-1: SOSCO SOSCI PIC18F87K22 FAMILY CLOCK DIAGRAM MUX OSC2 OSC1 MUX Mux 4x PLL Peripherals CPU FOSC<3:0> PLLEN and PLLCFG IDLEN 16 MHz 8 MHz 4 MHz 2 MHz 1 MHz 500 kHz 250 kHz 31 kHz 16 MHz 111 8 MHz 4 MHz 2 MHz 1 MHz 110 101 Clock Control SCS<1:0> HF INTOSC 16 MHz to 31 kHz Postscaler MUX 100 011 FOSC<3:0> 500 kHz 010 250 kHz 001 31 kHz 000 MUX Postscaler MF INTOSC 500 kHz to 31 kHz 500 kHz 250 kHz 31 kHz IRCF<2:0> MUX INTSRC MFIOSEL LF INTOSC 31 kHz 31 kHz DS39960B-page 42 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 3.2 Control Registers The OSCCON register (Register 3-1) controls the main aspects of the device clock's operation. It selects the oscillator type to be used, which of the power-managed modes to invoke and the output frequency of the INTOSC source. It also provides status on the oscillators. The OSCTUNE register (Register 3-3) controls the tuning and operation of the internal oscillator block. It also implements the PLLEN bit which controls the operation of the Phase Locked Loop (PLL) (see Section 3.5.3 "PLL Frequency Multiplier"). REGISTER 3-1: R/W-0 IDLEN bit 7 Legend: R = Readable bit -n = Value at POR bit 7 OSCCON: OSCILLATOR CONTROL REGISTER(1) R/W-1 R/W-1 IRCF1 (2) R/W-0 IRCF0 (2) R(1) OSTS R-0 HFIOFS R/W-0 SCS1 (4) R/W-0 SCS0(4) bit 0 IRCF2 (2) W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown IDLEN: Idle Enable bit 1 = Device enters an Idle mode when a SLEEP instruction is executed 0 = Device enters Sleep mode when a SLEEP instruction is executed IRCF<2:0>: Internal Oscillator Frequency Select bits(2) 111 = HF-INTOSC output frequency used (16 MHz) 110 = HF-INTOSC/2 output frequency used (8 MHz, default) 101 = HF-INTOSC/4 output frequency used (4 MHz) 100 = HF-INTOSC/8 output frequency used (2 MHz) 011 = HF-INTOSC/16 output frequency used (1 MHz) If INTSRC = 0 and MFIOSEL = 0:(3,5) 010 = HF-INTOSC/32 output frequency used (500 kHz) 001 = HF-INTOSC/64 output frequency used (250 kHz) 000 = LF-INTOSC output frequency used (31.25 kHz) If INTSRC = 1 and MFIOSEL = 0:(3,5) 010 = HF-INTOSC/32 output frequency used (500 kHz) 001 = HF-INTOSC/64 output frequency used (250 kHz) 000 = HF-INTOSC/512 output frequency used (31.25 kHz) If INTSRC = 0 and MFIOSEL = 1:(3,5) 010 = MF-INTOSC output frequency used (500 kHz) 001 = MF-INTOSC/2 output frequency used (250 kHz) 000 = LF-INTOSC output frequency used (31.25 kHz)(6) If INTSRC = 1 and MFIOSEL = 1:(3,5) 010 = MF-INTOSC output frequency used (500 kHz) 001 = MF-INTOSC/2 output frequency used (250 kHz) 000 = MF-INTOSC/16 output frequency used (31.25 kHz) OSTS: Oscillator Start-up Timer Time-out Status bit(1) 1 = Oscillator Start-up Timer (OST) time-out has expired; primary oscillator is running, as defined by FOSC<3:0> 0 = Oscillator Start-up Timer (OST) time-out is running; primary oscillator is not ready - device is running from internal oscillator (HF-INTOSC, MF-INTOSC or LF-INTOSC) The Reset state depends on the state of the IESO Configuration bit (CONFIG1H<7>). Modifying these bits will cause an immediate clock frequency switch if the internal oscillator is providing the device clocks. Source selected by the INTSRC bit (OSCTUNE<7>). Modifying these bits will cause an immediate clock source switch. INTSRC = OSCTUNE<7> and MFIOSEL = OSCCON2<0>. Lowest power option for an internal source. bit 6-4 bit 3 Note 1: 2: 3: 4: 5: 6: 2010 Microchip Technology Inc. Preliminary DS39960B-page 43 PIC18F87K22 FAMILY REGISTER 3-1: bit 2 OSCCON: OSCILLATOR CONTROL REGISTER(1) (CONTINUED) HFIOFS: INTOSC Frequency Stable bit 1 = HF-INTOSC oscillator frequency is stable 0 = HF-INTOSC oscillator frequency is not stable SCS<1:0>: System Clock Select bits(4) 1x = Internal oscillator block (LF-INTOSC, MF-INTOSC or HF-INTOSC) 01 = SOSC oscillator 00 = Default primary oscillator (OSC1/OSC2 or HF-INTOSC with or without PLL. Defined by the FOSC<3:0> Configuration bits, CONFIG1H<3:0>.) The Reset state depends on the state of the IESO Configuration bit (CONFIG1H<7>). Modifying these bits will cause an immediate clock frequency switch if the internal oscillator is providing the device clocks. Source selected by the INTSRC bit (OSCTUNE<7>). Modifying these bits will cause an immediate clock source switch. INTSRC = OSCTUNE<7> and MFIOSEL = OSCCON2<0>. Lowest power option for an internal source. bit 1-0 Note 1: 2: 3: 4: 5: 6: REGISTER 3-2: U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7 bit 6 OSCCON2: OSCILLATOR CONTROL REGISTER 2 R-0 U-0 -- U-0 -- R/W-0 SOSCGO U-0 -- R-x MFIOFS R/W-0 MFIOSEL bit 0 SOSCRUN W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown Unimplemented: Read as `0' SOSCRUN: SOSC Run Status bit 1 = System clock comes from a secondary SOSC 0 = System clock comes from an oscillator other than SOSC Unimplemented: Read as `0' SOSCGO: Oscillator Start Control bit 1 = Oscillator is running, even if no other sources are requesting it 0 = Oscillator is shut off if no other sources are requesting it (When the SOSC is selected to run from a digital clock input, rather than an external crystal, this bit has no effect.) Unimplemented: Read as `0' MFIOFS: MF-INTOSC Frequency Stable bit 1 = MF-INTOSC is stable 0 = MF-INTOSC is not stable MFIOSEL: MF-INTOSC Select bit 1 = MF-INTOSC is used in place of HF-INTOSC frequencies of 500 kHz, 250 kHz and 31.25 kHz 0 = MF-INTOSC is not used bit 5-4 bit 3 bit 2 bit 1 bit 0 DS39960B-page 44 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 3-3: R/W-0 INTSRC bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown OSCTUNE: OSCILLATOR TUNING REGISTER R/W-0 PLLEN R/W-0 TUN5 R/W-0 TUN4 R/W-0 TUN3 R/W-0 TUN2 R/W-0 TUN1 R/W-0 TUN0 bit 0 INTSRC: Internal Oscillator Low-Frequency Source Select bit 1 = 31.25 kHz device clock derived from 16 MHz INTOSC source (divide-by-512 enabled, HF-INTOSC) 0 = 31 kHz device clock derived from INTRC 31 kHz oscillator (LF-INTOSC) PLLEN: Frequency Multiplier PLL Enable bit 1 = PLL is enabled 0 = PLL is disabled TUN<5:0>: Fast RC Oscillator (INTOSC) Frequency Tuning bits 011111 = Maximum frequency * * * * 000001 000000 = Center frequency. Fast RC oscillator is running at the calibrated frequency. 111111 * * * * 100000 = Minimum frequency bit 6 bit 5-0 2010 Microchip Technology Inc. Preliminary DS39960B-page 45 PIC18F87K22 FAMILY 3.3 Clock Sources and Oscillator Switching In addition to being a primary clock source in some circumstances, the internal oscillator is available as a power-managed mode clock source. The LF-INTOSC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor. The internal oscillator block is discussed in more detail in Section 3.6 "Internal Oscillator Block". The PIC18F87K22 family includes features that allow the device clock source to be switched from the main oscillator, chosen by device configuration, to one of the alternate clock sources. When an alternate clock source is enabled, various power-managed operating modes are available. Essentially, PIC18F87K22 family devices have these independent clock sources: * Primary oscillators * Secondary oscillators * Internal oscillator The primary oscillators can be thought of as the main device oscillators. These are any external oscillators connected to the OSC1 and OSC2 pins, and include the External Crystal and Resonator modes and the External Clock modes. If selected by the FOSC<3:0> Configuration bits (CONFIG1H<3:0>), the internal oscillator block may be considered a primary oscillator. The internal oscillator block can be one of the following: * 31 kHz LF-INTRC source * 31 kHz to 500 kHz MF-INTOSC source * 31 kHz to 16 MHz HF-INTOSC source The particular mode is defined by the FOSC Configuration bits. The details of these modes are covered in Section 3.5 "External Oscillator Modes". The secondary oscillators are external clock sources that are not connected to the OSC1 or OSC2 pin. These sources may continue to operate, even after the controller is placed in a power-managed mode. PIC18F87K22 family devices offer the SOSC (Timer1/3/5/7) oscillator as a secondary oscillator source. This oscillator, in all power-managed modes, is often the time base for functions, such as a Real-Time Clock (RTC). The SOSC can be enabled from any peripheral that requests it. There are eight ways the SOSC can be enabled: if the SOSC is selected as the source by any of the odd timers, which is done by each respective SOSCEN bit (TxCON<3>), if the SOSC is selected as the RTCC source by the RTCOSC Configuration bit (CONFIG3L<1>), if the SOSC is selected as the CPU clock source by the SCS bits (OSCCON<1:0>) or if the SOSCGO bit is set (OSCCON2<3>). The SOSCGO bit is used to warm up the SOSC so that it is ready before any peripheral requests it. The secondary oscillator has three Run modes. The SOSCSEL<1:0> bits (CONFIG1L<4:3>) decide the SOSC mode of operation: * 11 = High-power SOSC circuit * 10 = Digital (SCLKI) mode * 01 = Low-power SOSC circuit If a secondary oscillator is not desired and digital I/O on port pins, RC0 and RC1, is needed, the SOSCSEL bits must be set to Digital mode. 3.3.1 OSC1/OSC2 OSCILLATOR The OSC1/OSC2 oscillator block is used to provide the oscillator modes and frequency ranges: Mode LP XT HS EC EXTRC Design Operating Frequency 31.25-100 kHz 100 kHz to 4 MHz 4 MHz to 25 MHz 0 to 64 MHz (external clock) 0 to 4 MHz (external RC) The crystal-based oscillators (XT, HS and LP) have a built-in start-up time. The operation of the EC and EXTRC clocks is immediate. 3.3.2 CLOCK SOURCE SELECTION The System Clock Select bits, SCS<1:0> (OSCCON2<1:0>), select the clock source. The available clock sources are the primary clock defined by the FOSC<3:0> Configuration bits, the secondary clock (SOSC oscillator) and the internal oscillator. The clock source changes after one or more of the bits is written to, following a brief clock transition interval. The OSTS (OSCCON<3>) and SOSCRUN (OSCCON<6>) bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer (OST) has timed out and the primary clock is providing the device clock in primary clock modes. The SOSCRUN bit indicates when the SOSC oscillator (from Timer1/3/5/7) is providing the device clock in secondary clock modes. In power-managed modes, only one of these bits will be set at any time. If neither of these bits is set, the INTRC is providing the clock, or the internal oscillator has just started and is not yet stable. The IDLEN bit (OSCCON<7>) determines if the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed. DS39960B-page 46 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY The use of the flag and control bits in the OSCCON register is discussed in more detail in Section 4.0 "Power-Managed Modes". Note 1: The Timer1/3/5/7 oscillator must be enabled to select the secondary clock source. The Timerx oscillator is enabled by setting the TxOSCEN bit in the Timerx Control register (TxCON<3>). If the Timerx oscillator is not enabled, then any attempt to select a secondary clock source when executing a SLEEP instruction will be ignored. 2: It is recommended that the Timerx oscillator be operating and stable before executing the SLEEP instruction or a very long delay may occur while the Timerx oscillator starts. 3.4 RC Oscillator For timing-insensitive applications, the RC and RCIO Oscillator modes offer additional cost savings. The actual oscillator frequency is a function of several factors: * Supply voltage * Values of the external resistor (REXT) and capacitor (CEXT) * Operating temperature Given the same device, operating voltage and temperature, and component values, there will also be unit to unit frequency variations. These are due to factors, such as: * Normal manufacturing variation * Difference in lead frame capacitance between package types (especially for low CEXT values) * Variations within the tolerance of limits of REXT and CEXT In the RC Oscillator mode, the oscillator frequency, divided by 4, is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 3-2 shows how the R/C combination is connected. 3.3.2.1 System Clock Selection and Device Resets Since the SCS bits are cleared on all forms of Reset, this means the primary oscillator, defined by the FOSC<3:0> Configuration bits, is used as the primary clock source on device Resets. This could either be the internal oscillator block by itself, or one of the other primary clock source (HS, EC, XT, LP, External RC and PLL-enabled modes). In those cases when the internal oscillator block, without PLL, is the default clock on Reset, the Fast RC oscillator (INTOSC) will be used as the device clock source. It will initially start at 8 MHz; the postscaler selection that corresponds to the Reset value of the IRCF<2:0> bits (`110'). Regardless of which primary oscillator is selected, INTRC will always be enabled on device power-up. It serves as the clock source until the device has loaded its configuration values from memory. It is at this point that the FOSC Configuration bits are read and the oscillator selection of the operational mode is made. Note that either the primary clock source or the internal oscillator will have two bit setting options for the possible values of the SCS<1:0> bits, at any given time. FIGURE 3-2: VDD REXT RC OSCILLATOR MODE OSC1 CEXT VSS FOSC/4 OSC2/CLKO Internal Clock PIC18FXXXX Recommended values: 3 k REXT 100 k 20 pF CEXT 300 pF The RCIO Oscillator mode (Figure 3-3) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). 3.3.3 OSCILLATOR TRANSITIONS FIGURE 3-3: VDD REXT RCIO OSCILLATOR MODE PIC18F87K22 family devices contain circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable. Clock transitions are discussed in greater detail in Section 4.1.2 "Entering Power-Managed Modes". OSC1 CEXT VSS RA6 I/O (OSC2) Internal Clock PIC18FXXXX Recommended values: 3 k REXT 100 k 20 pF CEXT 300 pF 2010 Microchip Technology Inc. Preliminary DS39960B-page 47 PIC18F87K22 FAMILY 3.5 3.5.1 External Oscillator Modes CRYSTAL OSCILLATOR/CERAMIC RESONATORS (HS MODES) TABLE 3-3: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR Crystal Freq. 4 MHz 8 MHz 20 MHz Typical Capacitor Values Tested: C1 27 pF 22 pF 15 pF C2 27 pF 22 pF 15 pF In HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 3-4 shows the pin connections. The oscillator design requires the use of a crystal rated for parallel resonant operation. Note: Use of a crystal rated for series resonant operation may give a frequency out of the crystal manufacturer's specifications. Osc Type HS Capacitor values are for design guidance only. Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the Microchip application notes cited in Table 3-2 for oscillator-specific information. Also see the notes following this table for additional information. TABLE 3-2: CAPACITOR SELECTION FOR CERAMIC RESONATORS Freq. 8.0 MHz 16.0 MHz OSC1 27 pF 22 pF OSC2 27 pF 22 pF Typical Capacitor Values Used: Mode HS Capacitor values are for design guidance only. Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator-specific information: * AN588, "PIC(R) Microcontroller Oscillator Design Guide" * AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC(R) and PIC(R) Devices" * AN849, "Basic PIC(R) Oscillator Design" * AN943, "Practical PIC(R) Oscillator Analysis and Design" * AN949, "Making Your Oscillator Work" See the notes following Table 3-3 for additional information. Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time. 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components. 3: Rs may be required to avoid overdriving crystals with low drive level specification. 4: Always verify oscillator performance over the VDD and temperature range that is expected for the application. FIGURE 3-4: CRYSTAL/CERAMIC RESONATOR OPERATION (HS OR HSPLL CONFIGURATION) OSC1 To Internal Logic Sleep C1(1) XTAL OSC2 C2(1) Note 1: 2: 3: RS(2) RF(3) PIC18F87K22 See Table 3-2 and Table 3-3 for initial values of C1 and C2. A series resistor (RS) may be required for AT strip cut crystals. RF varies with the oscillator mode chosen. DS39960B-page 48 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 3.5.2 EXTERNAL CLOCK INPUT (EC MODES) 3.5.3.1 HSPLL and ECPLL Modes The EC and ECPLL Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode. In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 3-5 shows the pin connections for the EC Oscillator mode. The HSPLL and ECPLL modes provide the ability to selectively run the device at four times the external oscillating source to produce frequencies up to 64 MHz. The PLL is enabled by setting the PLLEN bit (OSCTUNE<6>) or the PLLCFG bit (CONFIG1H<4>). For the HF-INTOSC as primary, the PLL must be enabled with the PLLEN. This provides a software control for the PLL, enabling even if PLLCFG is set to `1', so that the PLL is enabled only when the HF-INTOSC frequency is within the 4 MHz to16 MHz input range. This also enables additional flexibility for controlling the application's clock speed in software. The PLLEN should be enabled in HF-INTOSC mode only if the input frequency is in the range of 4 MHz-16 MHz. FIGURE 3-5: EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION) OSC1/CLKI Clock from Ext. System FOSC/4 FIGURE 3-7: PLL BLOCK DIAGRAM PIC18F87K22 OSC2/CLKO PLLCFG (CONFIG1H<4>) PLL Enable (OSCTUNE) An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 3-6. In this configuration, the divide-by-4 output on OSC2 is not available. Current consumption in this configuration will be somewhat higher than EC mode, as the internal oscillator's feedback circuitry will be enabled (in EC mode, the feedback circuit is disabled). OSC2 HS or EC Mode OSC1 FIN FOUT Phase Comparator Loop Filter FIGURE 3-6: Clock from Ext. System Open OSC1 PIC18F87K22 (HS Mode) OSC2 3.5.3.2 PLL and HF-INTOSC 3.5.3 PLL FREQUENCY MULTIPLIER A Phase Locked Loop (PLL) circuit is provided as an option for users who want to use a lower frequency oscillator circuit, or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals, or users who require higher clock speeds from an internal oscillator. The PLL is available to the internal oscillator block when the internal oscillator block is configured as the primary clock source. In this configuration, the PLL is enabled in software and generates a clock output of up to 64 MHz. The operation of INTOSC with the PLL is described in Section 3.6.2 "INTPLL Modes". Care should be taken that the PLL is enabled only if the HF-INTOSC postscaler is configured for 4 MHz, 8 MHz or 16 MHz. 2010 Microchip Technology Inc. Preliminary DS39960B-page 49 MUX EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION) 4 VCO SYSCLK PIC18F87K22 FAMILY 3.6 Internal Oscillator Block FIGURE 3-8: RA7 INTIO1 OSCILLATOR MODE I/O (OSC1) The PIC18F87K22 family of devices includes an internal oscillator block which generates two different clock signals. Either clock can be used as the microcontroller's clock source, which may eliminate the need for an external oscillator circuit on the OSC1 and/or OSC2 pins. The internal oscillator consists of three blocks, depending on the frequency of operation. They are HF-INTOSC, MF-INTOSC and LF-INTRC. In HF-INTOSC mode, the internal oscillator can provide a frequency ranging from 31 KHz to 16 MHz, with the postscaler deciding the selected frequency (IRCF<2:0>). The INTSRC bit (OSCTUNE<7>) and MFIOSEL bit (OSCCON2<0>) also decide which INTOSC provides the lower frequency (500 kHz to 31 KHz). For the HF-INTOSC to provide these frequencies, INTSRC = 1 and MFIOSEL = 0. In HF-INTOSC, the postscaler (IRCF<2:0>) provides the frequency range of 31 kHz to 16 MHz. If HF-INTOSC is used with the PLL, the input frequency to the PLL should be 4 MHz to 16 MHz (IRCF<2:0> = 111, 110 or 101). For MF-INTOSC mode to provide a frequency range of 500 kHz to 31 kHz, INTSRC = 1 and MFIOSEL = 1. The postscaler (IRCF<2:0>), in this mode, provides the frequency range of 31 kHz to 500 kHz. The LF-INTRC can provide only 31 kHz if INTSRC = 0. The LF-INTRC provides 31 kHz and is enabled if it is selected as the device clock source. The mode is enabled automatically when any of the following are enabled: * Power-up Timer * Fail-Safe Clock Monitor * Watchdog Timer * Two-Speed Start-up These features are discussed in greater detail in Section 28.0 "Special Features of the CPU". The clock source frequency (HF-INTOSC, MF-INTOSC or LF-INTRC direct) is selected by configuring the IRCF bits of the OSCCON register, as well the INTSRC and MFIOSEL bits. The default frequency on device Resets is 8 MHz. PIC18F87K22 FOSC/4 OSC2 FIGURE 3-9: RA7 INTIO2 OSCILLATOR MODE I/O (OSC1) PIC18F87K22 RA6 I/O (OSC2) 3.6.2 INTPLL MODES The 4x Phase Lock Loop (PLL) can be used with the HF-INTOSC to produce faster device clock speeds than are normally possible with the internal oscillator sources. When enabled, the PLL produces a clock speed of 16 MHz or 64 MHz. PLL operation is controlled through software. The control bits, PLLEN (OSCTUNE<6>) and PLLCFG (CONFIG1H<4>), are used to enable or disable its operation. The PLL is available only to HF-INTOSC. The other oscillator is set with HS and EC modes. Additionally, the PLL will only function when the selected output frequency is either 4 MHz or 16 MHz (OSCCON<6:4> = 111, 110 or 101). Like the INTIO modes, there are two distinct INTPLL modes available: * In INTPLL1 mode, the OSC2 pin outputs FOSC/4, while OSC1 functions as RA7 for digital input and output. Externally, this is identical in appearance to INTIO1 (Figure 3-8). * In INTPLL2 mode, OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output. Externally, this is identical to INTIO2 (Figure 3-9). 3.6.1 INTIO MODES Using the internal oscillator as the clock source eliminates the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct oscillator configurations, which are determined by the FOSC Configuration bits, are available: * In INTIO1 mode, the OSC2 pin (RA6) outputs FOSC/4, while OSC1 functions as RA7 (see Figure 3-8) for digital input and output. * In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6 (see Figure 3-9). Both are available as digital input and output ports. DS39960B-page 50 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 3.6.3 INTERNAL OSCILLATOR OUTPUT FREQUENCY AND TUNING 3.6.4.3 Compensating with the CCP Module in Capture Mode The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 16 MHz. It can be adjusted in the user's application by writing to TUN<5:0> (OSCTUNE<5:0>) in the OSCTUNE register (Register 3-3). When the OSCTUNE register is modified, the INTOSC (HF-INTOSC and MF-INTOSC) frequency will begin shifting to the new frequency. The oscillator will require some time to stabilize. Code execution continues during this shift and there is no indication that the shift has occurred. The LF-INTOSC oscillator operates independently of the HF-INTOSC or the MF-INTOSC source. Any changes in the HF-INTOSC or the MF-INTOSC source, across voltage and temperature, are not necessarily reflected by changes in LF-INTOSC or vice versa. The frequency of LF-INTOSC is not affected by OSCTUNE. A CCP module can use free-running Timer1 (or Timer3), clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated. If the measured time is much greater than the calculated time, the internal oscillator block is running too fast. To compensate, decrement the OSCTUNE register. If the measured time is much less than the calculated time, the internal oscillator block is running too slow. To compensate, increment the OSCTUNE register. 3.6.4 INTOSC FREQUENCY DRIFT 3.7 Reference Clock Output The INTOSC frequency may drift as VDD or temperature changes, and can affect the controller operation in a variety of ways. It is possible to adjust the INTOSC frequency by modifying the value in the OSCTUNE register. Depending on the device, this may have no effect on the LF-INTOSC clock source frequency. Tuning INTOSC requires knowing when to make the adjustment, in which direction it should be made, and in some cases, how large a change is needed. Three compensation techniques are shown here. In addition to the FOSC/4 clock output, in certain oscillator modes, the device clock in the PIC18F87K22 family can also be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application. This reference clock output is controlled by the REFOCON register (Register 3-4). Setting the ROON bit (REFOCON<7>) makes the clock signal available on the REFO (RE3) pin. The RODIV<3:0> bits enable the selection of 16 different clock divider options. The ROSSLP and ROSEL bits (REFOCON<5:4>) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator on OSC1 and OSC2, or the current system clock source, is used for the reference clock output. The ROSSLP bit determines if the reference source is available on RE3 when the device is in Sleep mode. To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for an EC or HS mode. If not, the oscillator on OSC1 and OSC2 will be powered down when the device enters Sleep mode. Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches. 3.6.4.1 Compensating with the EUSART An adjustment may be required when the EUSART begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high. To adjust for this, decrement the value in OSCTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low. To compensate, increment OSCTUNE to increase the clock frequency. 3.6.4.2 Compensating with the Timers This technique compares device clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the SOSC oscillator. Both timers are cleared, but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is much greater than expected, then the internal oscillator block is running too fast. To adjust for this, decrement the OSCTUNE register. 2010 Microchip Technology Inc. Preliminary DS39960B-page 51 PIC18F87K22 FAMILY REGISTER 3-4: R/W-0 ROON bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER U-0 -- R/W-0 ROSSLP R/W-0 ROSEL(1) R/W-0 RODIV3 R/W-0 RODIV2 R/W-0 RODIV1 R/W-0 RODIV0 bit 0 ROON: Reference Oscillator Output Enable bit 1 = Reference oscillator output is available on REFO pin 0 = Reference oscillator output is disabled Unimplemented: Read as `0' ROSSLP: Reference Oscillator Output Stop in Sleep bit 1 = Reference oscillator continues to run in Sleep 0 = Reference oscillator is disabled in Sleep ROSEL: Reference Oscillator Source Select bit(1) 1 = Primary oscillator (EC or HS) used as the base clock 0 = System clock used as the base clock; base clock reflects any clock switching of the device RODIV<3:0>: Reference Oscillator Divisor Select bits 1111 = Base clock value divided by 32,768 1110 = Base clock value divided by 16,384 1101 = Base clock value divided by 8,192 1100 = Base clock value divided by 4,096 1011 = Base clock value divided by 2,048 1010 = Base clock value divided by 1,024 1001 = Base clock value divided by 512 1000 = Base clock value divided by 256 0111 = Base clock value divided by 128 0110 = Base clock value divided by 64 0101 = Base clock value divided by 32 0100 = Base clock value divided by 16 0011 = Base clock value divided by 8 0010 = Base clock value divided by 4 0001 = Base clock value divided by 2 0000 = Base clock value For ROSEL (REVOCON<4>), the primary oscillator is available only when configured as the default via the FOSC settings. This is regardless of whether the device is in Sleep mode. bit 6 bit 5 bit 4 bit 3-0 Note 1: DS39960B-page 52 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 3.8 Effects of Power-Managed Modes on the Various Clock Sources The SOSC oscillator may be operating to support a Real-Time Clock (RTC). Other features may be operating that do not require a device clock source (i.e., MSSP slave, INTx pins and others). Peripherals that may add significant current consumption are listed in Section 31.2 "DC Characteristics: Power-Down and Supply Current PIC18F87K22 Family (Industrial)". When PRI_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin if used by the oscillator) will stop oscillating. In secondary clock modes (SEC_RUN and SEC_IDLE), the SOSC oscillator is operating and providing the device clock. The SOSC oscillator may also run in all power-managed modes if required to clock SOSC. In RC_RUN and RC_IDLE modes, the internal oscillator provides the device clock source. The 31 kHz LF-INTOSC output can be used directly to provide the clock and may be enabled to support various special features, regardless of the power-managed mode (see Section 28.2 "Watchdog Timer (WDT)" through Section 28.5 "Fail-Safe Clock Monitor" for more information on WDT, Fail-Safe Clock Monitor and Two-Speed Start-up). If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents). Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTOSC is required to support WDT operation. 3.9 Power-up Delays Power-up delays are controlled by two timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see Section 5.6 "Power-up Timer (PWRT)". The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up time of about 64 ms (parameter 33, Table 31-12); it is always enabled. The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (HS, XT or LP modes). The OST does this by counting 1,024 oscillator cycles before allowing the oscillator to clock the device. There is a delay of interval, TCSD (parameter 38, Table 31-12), following POR, while the controller becomes ready to execute instructions. TABLE 3-4: EC, ECPLL HS, HSPLL OSC1 AND OSC2 PIN STATES IN SLEEP MODE OSC1 Pin Floating, pulled by external clock Feedback inverter disabled at quiescent voltage level I/O pin, RA6, direction controlled by TRISA<6> OSC2 Pin At logic low (clock/4 output) Feedback inverter disabled at quiescent voltage level I/O pin, RA6, direction controlled by TRISA<7> Oscillator Mode INTOSC, INTPLL1/2 Note: See Section 5.0 "Reset" for time-outs due to Sleep and MCLR Reset. 2010 Microchip Technology Inc. Preliminary DS39960B-page 53 PIC18F87K22 FAMILY NOTES: DS39960B-page 54 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 4.0 POWER-MANAGED MODES The PIC18F87K22 family of devices offers a total of seven operating modes for more efficient power management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (such as battery-powered devices). There are three categories of power-managed mode: * Run modes * Idle modes * Sleep mode There is an Ultra Low-Power Wake-up (ULPWU) for waking from the Sleep mode. These categories define which portions of the device are clocked, and sometimes, at what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block). The Sleep mode does not use a clock source. The ULPWU mode, on the RA0 pin, enables a slow falling voltage to generate a wake-up, even from Sleep, without excess current consumption. (See Section 4.7 "Ultra Low-Power Wake-up".) The power-managed modes include several powersaving features offered on previous PIC(R) devices. One is the clock switching feature, offered in other PIC18 devices. This feature allows the controller to use the SOSC oscillator instead of the primary one. Another power-saving feature is Sleep mode, offered by all PIC devices, where all device clocks are stopped. The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS<1:0> bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 4-1. 4.1.1 CLOCK SOURCES The SCS<1:0> bits select one of three clock sources for power-managed modes. Those sources are: * The primary clock as defined by the FOSC<3:0> Configuration bits * The secondary clock (the SOSC oscillator) * The internal oscillator block (for LF-INTOSC modes) 4.1.2 ENTERING POWER-MANAGED MODES Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS<1:0> bits select the clock source and determine which Run or Idle mode is used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These considerations are discussed in Section 4.1.3 "Clock Transitions and Status Indicators" and subsequent sections. Entering the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit. Depending on the current and impending mode, a change to a power-managed mode does not always require setting all of the previously discussed bits. Many transitions can be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured as desired, it may only be necessary to perform a SLEEP instruction to switch to the desired mode. 4.1 Selecting Power-Managed Modes Selecting a power-managed mode requires two decisions: * Will the CPU be clocked or not * What will be the clock source TABLE 4-1: Mode Sleep PRI_RUN SEC_RUN RC_RUN PRI_IDLE SEC_IDLE RC_IDLE Note 1: 2: POWER-MANAGED MODES OSCCON Bits IDLEN<7>(1) 0 N/A N/A N/A 1 1 1 SCS<1:0> N/A 00 01 1x 00 01 1x Module Clocking CPU Off Clocked Clocked Clocked Off Off Off Peripherals Off Clocked Clocked Clocked Clocked Clocked Clocked Available Clock and Oscillator Source None - All clocks are disabled Primary - XT, LP, HS, EC, RC and PLL modes. This is the normal, full-power execution mode. Secondary - SOSC Oscillator Internal oscillator block(2) Primary - LP, XT, HS, RC, EC Secondary - SOSC oscillator Internal oscillator block(2) IDLEN reflects its value when the SLEEP instruction is executed. Includes INTOSC (HF-INTOSC and MG-INTOSC) and INTOSC postscaler, as well as the LF-INTOSC source. 2010 Microchip Technology Inc. Preliminary DS39960B-page 55 PIC18F87K22 FAMILY 4.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS 4.1.4 MULTIPLE SLEEP COMMANDS The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable. The HFINTOSC and MF-INTOSC are termed as INTOSC in this chapter. Three bits indicate the current clock source and its status, as shown in Table 4-2. The three bits are: * OSTS (OSCCON<3>) * HFIOFS (OSCCON<2>) * SOSCRUN (OSCCON2<6>) The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power-managed mode specified by the new setting. 4.2 Run Modes In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source. TABLE 4-2: SYSTEM CLOCK INDICATOR HFIOFS or OSTS SOSCRUN MFIOFS 1 0 0 1 0 1 0 1 0 0 1 0 4.2.1 PRI_RUN MODE Main Clock Source Primary oscillator INTOSC (HF-INTOSC or MF-INTOSC) Secondary Oscillator MF-INTOSC or HF-INTOSC as primary clock source LF-INTOSC is running or INTOSC is not yet stable The PRI_RUN mode is the normal, full-power execution mode of the microcontroller. This is also the default mode upon a device Reset, unless Two-Speed Start-up is enabled. (For details, see Section 28.4 "Two-Speed Start-up".) In this mode, the OSTS bit is set. The HFIOFS or MFIOFS bit may be set if the internal oscillator block is the primary clock source. (See Section 3.2 "Control Registers".) 4.2.2 SEC_RUN MODE 0 0 0 When the OSTS bit is set, the primary clock is providing the device clock. When the HFIOFS or MFIOFS bit is set, the INTOSC output is providing a stable 16 MHz clock source to a divider that actually drives the device clock. When the SOSCRUN bit is set, the SOSC oscillator is providing the clock. If none of these bits are set, either the LF-INTOSC clock source is clocking the device or the INTOSC source is not yet stable. If the internal oscillator block is configured as the primary clock source by the FOSC<3:0> Configuration bits (CONFIG1H<3:0>), then the OSTS and HFIOFS or MFIOFS bits can be set when in PRI_RUN or PRI_IDLE modes. This indicates that the primary clock (INTOSC output) is generating a stable 16 MHz output. Entering another INTOSC power-managed mode at the same frequency would clear the OSTS bit. Note 1: Caution should be used when modifying a single IRCF bit. At a lower VDD, it is possible to select a higher clock speed than is supportable by that VDD. Improper device operation may result if the VDD/ FOSC specifications are violated. 2: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode or one of the Idle modes, depending on the setting of the IDLEN bit. The SEC_RUN mode is the compatible mode to the "clock-switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the SOSC oscillator. This enables lower power consumption while retaining a high-accuracy clock source. SEC_RUN mode is entered by setting the SCS<1:0> bits to `01'. The device clock source is switched to the SOSC oscillator (see Figure 4-1), the primary oscillator is shut down, the SOSCRUN bit (OSCCON2<6>) is set and the OSTS bit is cleared. Note: The SOSC oscillator can be enabled by setting the SOSCGO bit (OSCCON2<3>). If this bit is set, the clock switch to the SEC_RUN mode can switch immediately once SCS<1:0> are set to `01'. On transitions from SEC_RUN mode to PRI_RUN mode, the peripherals and CPU continue to be clocked from the SOSC oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 4-2). When the clock switch is complete, the SOSCRUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up and the SOSC oscillator continues to run. DS39960B-page 56 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 4-1: TRANSITION TIMING FOR ENTRY TO SEC_RUN MODE Q1 Q2 Q3 Q4 Q1 SOSCI OSC1 CPU Clock Peripheral Clock Program Counter 1 2 3 n-1 n Q2 Q3 Q4 Q1 Q2 Q3 Clock Transition(1) PC PC + 2 PC + 4 Note 1: Clock transition typically occurs within 2-4 TOSC. FIGURE 4-2: TRANSITION TIMING FROM SEC_RUN MODE TO PRI_RUN MODE (HSPLL) Q1 SOSC OSC1 TOST(1) TPLL(1) 1 2 n-1 n Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 PLL Clock Output CPU Clock Peripheral Clock Program Counter SCS<1:0> bits Changed PC OSTS bit Set Clock Transition(2) PC + 2 PC + 4 Note1: TOST = 1024 TOSC; TPLL = 2 ms (approx). These intervals are not shown to scale. 2: Clock transition typically occurs within 2-4 TOSC. 4.2.3 RC_RUN MODE In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer. In this mode, the primary clock is shut down. When using the LF-INTOSC source, this mode provides the best power conservation of all the Run modes, while still executing code. It works well for user applications which are not highly timing-sensitive or do not require high-speed clocks at all times. If the primary clock source is the internal oscillator block - either LF-INTOSC or INTOSC (MF-INTOSC or HF-INTOSC) - there are no distinguishable differences between the PRI_RUN and RC_RUN modes during execution. Entering or exiting RC_RUN mode, however, causes a clock switch delay. Therefore, if the primary clock source is the internal oscillator block, using RC_RUN mode is not recommended. This mode is entered by setting the SCS1 bit to `1'. To maintain software compatibility with future devices, it is recommended that the SCS0 bit also be cleared, even though the bit is ignored. When the clock source is switched to the INTOSC multiplexer (see Figure 4-3), the primary oscillator is shut down and the OSTS bit is cleared. The IRCF bits may be modified at any time to immediately change the clock speed. Note: Caution should be used when modifying a single IRCF bit. At a lower VDD, it is possible to select a higher clock speed than is supportable by that VDD. Improper device operation may result if the VDD/ FOSC specifications are violated. 2010 Microchip Technology Inc. Preliminary DS39960B-page 57 PIC18F87K22 FAMILY If the IRCF bits and the INTSRC bit are all clear, the INTOSC output (HF-INTOSC/MF-INTOSC) is not enabled and the HFIOFS and MFIOFS bits will remain clear. There will be no indication of the current clock source. The LF-INTOSC source is providing the device clocks. If the IRCF bits are changed from all clear (thus, enabling the INTOSC output) or if INTSRC or MFIOSEL is set, the HFIOFS or MFIOFS bit is set after the INTOSC output becomes stable. For details, see Table 4-3. TABLE 4-3: IRCF<2:0> 000 000 000 Non-Zero Non-Zero INTERNAL OSCILLATOR FREQUENCY STABILITY BITS INTSRC 0 1 1 x x MFIOSEL x 0 1 0 1 Status of MFIOFS or HFIOFS when INTOSC is Stable MFIOFS = 0, HFIOFS = 0 and clock source is LF-INTOSC MFIOFS = 0, HFIOFS = 1 and clock source is HF-INTOSC MFIOFS = 1, HFIOFS = 0 and clock source is MF-INTOSC MFIOFS = 0, HFIOFS = 1 and clock source is HF-INTOSC MFIOFS = 1, HFIOFS = 0 and clock source is MF-INTOSC On transitions from RC_RUN mode to PRI_RUN mode, the device continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 4-4). When the clock switch is complete, the HFIOFS or MFIOFS bit is cleared, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The LF-INTOSC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled. Clocks to the device continue while the INTOSC source stabilizes after an interval of TIOBST (parameter 39, Table 31-12). If the IRCF bits were previously at a non-zero value, or if INTSRC was set before setting SCS1 and the INTOSC source was already stable, the HFIOFS or MFIOFS bit will remain set. DS39960B-page 58 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 4-3: TRANSITION TIMING TO RC_RUN MODE Q1 Q2 Q3 Q4 Q1 LF-INTOSC OSC1 CPU Clock Peripheral Clock Program Counter PC PC + 2 PC + 4 1 2 3 n-1 n Q2 Q3 Q4 Q1 Q2 Q3 Clock Transition(1) Note 1: Clock transition typically occurs within 2-4 TOSC. FIGURE 4-4: TRANSITION TIMING FROM RC_RUN MODE TO PRI_RUN MODE Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 INTOSC Multiplexer OSC1 TOST(1) PLL Clock Output CPU Clock Peripheral Clock Program Counter SCS<1:0> bits Changed PC OSTS bit Set PC + 2 PC + 4 TPLL(1) 1 2 n-1 n Clock Transition(2) Note1: TOST = 1024 TOSC; TPLL = 2 ms (approx). These intervals are not shown to scale. 2: Clock transition typically occurs within 2-4 TOSC. 2010 Microchip Technology Inc. Preliminary DS39960B-page 59 PIC18F87K22 FAMILY 4.3 Sleep Mode 4.4 Idle Modes The power-managed Sleep mode in the PIC18F87K22 family of devices is identical to the legacy Sleep mode offered in all other PIC devices. It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 4-5). All clock source status bits are cleared. Entering Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the LF-INTOSC source will continue to operate. If the SOSC oscillator is enabled, it will also continue to run. When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS<1:0> bits becomes ready (see Figure 4-6). Alternately, the device will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor is enabled (see Section 28.0 "Special Features of the CPU"). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up. The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption. If the IDLEN bit is set to a `1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS<1:0> bits. The CPU, however, will not be clocked. The clock source status bits are not affected. This approach is a quick method to switch from a given Run mode to its corresponding Idle mode. If the WDT is selected, the LF-INTOSC source will continue to operate. If the SOSC oscillator is enabled, it will also continue to run. Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TCSD (parameter 38, Table 31-12) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC_RUN mode). The IDLEN and SCS bits are not affected by the wake-up. While in any Idle mode or Sleep mode, a WDT timeout will result in a WDT wake-up to the Run mode currently specified by the SCS<1:0> bits. FIGURE 4-5: OSC1 CPU Clock Peripheral Clock Sleep Program Counter PC TRANSITION TIMING FOR ENTRY TO SLEEP MODE Q1 Q2 Q3 Q4 Q1 PC + 2 FIGURE 4-6: OSC1 PLL Clock Output CPU Clock Peripheral Clock Program Counter TRANSITION TIMING FOR WAKE FROM SLEEP (HSPLL) Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 TOST(1) TPLL(1) PC Wake Event OSTS bit Set PC + 2 PC + 4 PC + 6 Note1:TOST = 1024 TOSC; TPLL = 2 ms (approx). These intervals are not shown to scale. DS39960B-page 60 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 4.4.1 PRI_IDLE MODE 4.4.2 SEC_IDLE MODE This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing-sensitive applications, this allows for the fastest resumption of device operation with its more accurate, primary clock source, since the clock source does not have to "warm-up" or transition from another oscillator. PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCS bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC<3:0> Configuration bits. The OSTS bit remains set (see Figure 4-7). When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval, TCSD (parameter 39, Table 31-12), is required between the wake event and the start of code execution. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 4-8). In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the SOSC oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set the IDLEN bit first, then set the SCS<1:0> bits to `01' and execute SLEEP. When the clock source is switched to the SOSC oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the SOSCRUN bit is set. When a wake event occurs, the peripherals continue to be clocked from the SOSC oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the SOSC oscillator. The IDLEN and SCS bits are not affected by the wakeup and the SOSC oscillator continues to run (see Figure 4-8). FIGURE 4-7: TRANSITION TIMING FOR ENTRY TO IDLE MODE Q1 Q2 Q3 Q4 Q1 OSC1 CPU Clock Peripheral Clock Program Counter PC PC + 2 FIGURE 4-8: Q1 OSC1 CPU Clock Peripheral Clock Program Counter TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE Q2 Q3 Q4 TCSD PC Wake Event 2010 Microchip Technology Inc. Preliminary DS39960B-page 61 PIC18F87K22 FAMILY 4.4.3 RC_IDLE MODE 4.5 In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode provides controllable power conservation during Idle periods. From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. To maintain software compatibility with future devices, it is recommended that SCS0 also be cleared, though its value is ignored. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared. If the IRCF bits are set to any non-zero value, or the INTSRC/MFIOSEL bit is set, the INTOSC output is enabled. The HFIOFS/MFIOFS bits become set, after the INTOSC output becomes stable, after an interval of TIOBST (parameter 38, Table 31-12). (For information on the HFIOFS/MFIOFS bits, see Table 4-3.) Clocks to the peripherals continue while the INTOSC source stabilizes. The HFIOFS/MFIOFS bits will remain set if the IRCF bits were previously at a nonzero value or if INTSRC was set before the SLEEP instruction was executed and the INTOSC source was already stable. If the IRCF bits and INTSRC are all clear, the INTOSC output will not be enabled, the HFIOFS/MFIOFS bits will remain clear and there will be no indication of the current clock source. When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of TCSD (parameter 38, Table 31-12) following the wake event, the CPU begins executing code clocked by the INTOSC multiplexer. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled. Selective Peripheral Module Control Idle mode allows users to substantially reduce power consumption by stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what this mode does not provide: the allocation of power resources to the CPU processing with minimal power consumption from the peripherals. PIC18F87K22 family devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits: * Peripheral Enable bit, generically named XXXEN - Located in the respective module's main control register * Peripheral Module Disable (PMD) bit, generically named, XXXMD - Located in one of the PMDx Control registers (PMD0, PMD1, PMD2 or PMD3) Disabling a module by clearing its XXXEN bit disables the module's functionality, but leaves its registers available to be read and written to. This reduces power consumption, but not by as much as the second approach. Most peripheral modules have an enable bit. In contrast, setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral are also disabled, so writes to those registers have no effect and read values are invalid. Many peripheral modules have a corresponding PMD bit. There are four PMD registers in the PIC18F87K22 family devices: PMD0, PMD1, PMD2 and PMD3. These registers have bits associated with each module for disabling or enabling a particular peripheral. DS39960B-page 62 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 4-1: R/W-0 CCP10MD bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown (1,3) PMD3: PERIPHERAL MODULE DISABLE REGISTER 3(2) R/W-0 R/W-0 R/W-0 CCP7MD R/W-0 CCP6MD R/W-0 CCP5MD R/W-0 CCP4MD R/W-0 TMR12MD(1) bit 0 CCP9MD(1,3) CCP8MD(1,3) CCP10MD: PMD CCP10 Enable/Disable bit(1,3) 1 = Peripheral Module Disable (PMD) is enabled for CCP10, disabling all of its clock sources 0 = PMD is disabled for CCP10 CCP9MD: PMD CCP9 Enable/Disable bit(1,3) 1 = Peripheral Module Disable (PMD) is enabled for CCP9, disabling all of its clock sources 0 = PMD is disabled for CCP9 CCP8MD: PMD CCP8 Enable/Disable bit(1,3) 1 = Peripheral Module Disable (PMD) is enabled for CCP8, disabling all of its clock sources 0 = PMD is disabled for CCP8 CCP7MD: PMD CCP7 Enable/Disable bit 1 = Peripheral Module Disable (PMD) is enabled for CCP7, disabling all of its clock sources 0 = PMD is disabled for CCP7 CCP6MD: PMD CCP6 Enable/Disable bit 1 = Peripheral Module Disable (PMD) is enabled for CCP6, disabling all of its clock sources 0 = PMD is disabled for CCP6 CCP5MD: PMD CCP5 Enable/Disable bit 1 = Peripheral Module Disable (PMD) is enabled for CCP5, disabling all of its clock sources 0 = PMD is disabled for CCP5 CCP4MD: PMD CCP4 Enable/Disable bit 1 = Peripheral Module Disable (PMD) is enabled for CCP4, disabling all of its clock sources 0 = PMD is disabled for CCP4 TMR12MD(1): TMR12MD Disable bit 1 = PMD is enabled and all TMR12MD clock sources are disabled 0 = PMD is disabled and TMR12MD is enabled Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). RTCCMD can only be set to `1' after an EECON2 unlock sequence. Refer to Section 18.0 "Real-Time Clock and Calendar (RTCC)" for the unlock sequence (Example 18-1). Unimplemented on devices with 64 pins (PIC18F6XK22). bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: 2: 3: 2010 Microchip Technology Inc. Preliminary DS39960B-page 63 PIC18F87K22 FAMILY REGISTER 4-2: R/W-0 TMR10MD bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown (1,3) PMD2: PERIPHERAL MODULE DISABLE REGISTER 2(2) R/W-0 TMR8MD R/W-0 TMR7MD(1) R/W-0 TMR6MD R/W-0 TMR5MD R/W-0 CMP3MD R/W-0 CMP2MD R/W-0 CMP1MD bit 0 TMR10MD: TMR10MD Disable bit(1,3) 1 = Peripheral Module Disable (PMD) is enabled and all TMR10MD clock sources are disabled 0 = PMD is disabled and TMR10MD is enabled TMR8MD: TMR8MD Disable bit(1,3) 1 = PMD is enabled and all TMR8MD clock sources are disabled 0 = PMD is disabled and TMR8MD is enabled TMR7MD: TMR7MD Disable bit(1) 1 = PMD is enabled and all TMR7MD clock sources are disabled 0 = PMD is disabled and TMR7MD is enabled TMR6MD: TMR6MD Disable bit 1 = PMD is enabled and all TMR6MD clock sources are disabled 0 = PMD is disabled and TMR6MD is enabled TMR5MD: TMR5MD Disable bit 1 = PMD is enabled and all TMR5MD clock sources are disabled 0 = PMD is disabled and TMR5MD is enabled CMP3MD: PMD Comparator 3 Enable/Disable bit 1 = PMD is enabled for Comparator 3, disabling all of its clock sources 0 = PMD is disabled for Comparator 3 CMP2MD: PMD Comparator 3 Enable/Disable bit 1 = PMD is enabled for Comparator 2, disabling all of its clock sources 0 = PMD is disabled for Comparator 2 CMP1MD: PMD Comparator 3 Enable/Disable bit 1 = PMD is enabled for Comparator 1, disabling all of its clock sources 0 = PMD is disabled for Comparator 1 Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). RTCCMD can only be set to `1' after an EECON2 unlock sequence. Refer to Section 18.0 "Real-Time Clock and Calendar (RTCC)" for the unlock sequence (Example 18-1). Unimplemented on devices with 64 pins (PIC18F6XK22). bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: 2: 3: DS39960B-page 64 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 4-3: R/W-0 PSPMD bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown PMD1: PERIPHERAL MODULE DISABLE REGISTER 1 R/W-0 CTMUMD R/W-0 RTCCMD (1,2) R/W-0 TMR4MD R/W-0 TMR3MD R/W-0 TMR2MD R/W-0 TMR1MD R/W-0 EMBMD(3) bit 0 PSPMD: Peripheral Module Disable (PMD) PSP Enable/Disable bit 1 = PMD is enabled for PSP 0 = PMD is disabled for PSP CTMUMD: PMD CTMU Enable/Disable bit 1 = PMD is enabled for CTMU, disabling all of its clock sources 0 = PMD is disabled for CTMU RTCCMD: PMD RTCC Enable/Disable bit(1,2) 1 = PMD is enabled for RTCC, disabling all of its clock sources 0 = PMD is disabled for RTCC TMR4MD: TMR4MD Disable bit 1 = PMD is enabled and all TMR4MD clock sources disabled 0 = PMD is disabled and TMR4MD TMR3MD: TMR3MD Disable bit 1 = PMD is enabled and all TMR3MD clock sources disabled 0 = PMD is disabled and TMR3MD TMR2MD: TMR2MD Disable bit 1 = PMD is enabled and all TMR2MD clock sources disabled 0 = PMD is disabled and TMR2MD TMR1MD: TMR1MD Disable bit 1 = PMD is enabled and all TMR1MD clock sources disabled 0 = PMD is disabled and TMR1MD EMBMD: PMD EMB Enable/Disable bit(3) 1 = PMD is enabled for EMB 0 = PMD is disabled for EMB Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). RTCCMD can only be set to `1' after an EECON2 unlock sequence. Refer to Section 18.0 "Real-Time Clock and Calendar (RTCC)" for the unlock sequence (Example 18-1). Unimplemented on devices with 64 pins (PIC18F6XK22). bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: 2: 3: 2010 Microchip Technology Inc. Preliminary DS39960B-page 65 PIC18F87K22 FAMILY REGISTER 4-4: R/W-0 CCP3MD bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown PMD0: PERIPHERAL MODULE DISABLE REGISTER 0(1,2,3) R/W-0 CCP2MD R/W-0 CCP1MD R/W-0 UART2MD R/W-0 UART1MD R/W-0 SSP2MD R/W-0 SSP1MD R/W-0 ADCMD bit 0 CCP3MD: PMD ECCP3 Enable/Disable bit 1 = Peripheral Module Disable (PMD) is enabled for ECCP3, disabling all of its clock sources 0 = PMD is disabled for ECCP3 CCP2MD: PMD ECCP2 Enable/Disable bit 1 = PMD is enabled for ECCP2, disabling all of its clock sources 0 = PMD is disabled for ECCP2 CCP1MD: PMD ECCP1 Enable/Disable bit 1 = PMD is enabled for ECCP1, disabling all of its clock sources 0 = PMD is disabled for ECCP1 UART2MD: PMD UART2 Enable/Disable bit 1 = PMD is enabled for UART2, disabling all of its clock sources 0 = PMD is disabled for UART2 UART1MD: PMD UART1 Enable/Disable bit 1 = PMD is enabled for UART1, disabling all of its clock sources 0 = PMD is disabled for UART1 SSP2MD: PMD MSSP2 Enable/Disable bit 1 = PMD is enabled for MSSP2, disabling all of its clock sources 0 = PMD is disabled for MSSP2 SSP1MD: PMD MSSP1 Enable/Disable bit 1 = PMD is enabled for MSSP1, disabling all of its clock sources 0 = PMD is disabled for MSSP1 ADCMD: PMD Analog/Digital Converter PMD Enable/Disable bit 1 = PMD is enabled for the Analog/Digital Converter, disabling all of its clock sources 0 = PMD is disabled for the Analog/Digital Converter Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). RTCCMD can only be set to `1' after an EECON2 unlock sequence. Refer to Section 18.0 "Real-Time Clock and Calendar (RTCC)" for the unlock sequence (Example 18-1). Unimplemented on devices with 64 pins (PIC18F6XK22). bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: 2: 3: DS39960B-page 66 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 4.6 Exiting Idle and Sleep Modes 4.6.3 EXIT BY RESET An exit from Sleep mode or any of the Idle modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 4.2 "Run Modes", Section 4.3 "Sleep Mode" and Section 4.4 "Idle Modes"). Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock becomes ready. At that time, the OSTS bit is set and the device begins executing code. If the internal oscillator block is the new clock source, the HFIOFS/MFIOFS bits are set instead. The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up, and the type of oscillator, if the new clock source is the primary clock. Exit delays are summarized in Table 4-4. Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see Section 28.4 "Two-Speed Start-up") or Fail-Safe Clock Monitor (see Section 28.5 "Fail-Safe Clock Monitor") is enabled, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Execution is clocked by the internal oscillator block until either the primary clock becomes ready or a power-managed mode is entered before the primary clock becomes ready; the primary clock is then shut down. 4.6.1 EXIT BY INTERRUPT Any of the available interrupt sources can cause the device to exit from an Idle mode or Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCONx or PIEx registers. The exit sequence is initiated when the corresponding interrupt flag bit is set. On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/ GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 11.0 "Interrupts"). 4.6.2 EXIT BY WDT TIME-OUT A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs. If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 4.2 "Run Modes" and Section 4.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 28.2 "Watchdog Timer (WDT)"). Executing a SLEEP or CLRWDT instruction clears the WDT timer and postscaler, loses the currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifies the IRCF bits in the OSCCON register (if the internal oscillator block is the device clock source). 4.6.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY Certain exits from power-managed modes do not invoke the OST at all. The two cases are: * When in PRI_IDLE mode, where the primary clock source is not stopped * When the primary clock source is not any of the LP, XT, HS or HSPLL modes In these instances, the primary clock source either does not require an oscillator start-up delay, since it is already running (PRI_IDLE), or normally, does not require an oscillator start-up delay (RC, EC and INTIO Oscillator modes). However, a fixed delay of interval, TCSD, following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay. 2010 Microchip Technology Inc. Preliminary DS39960B-page 67 PIC18F87K22 FAMILY 4.7 Ultra Low-Power Wake-up The Ultra Low-Power Wake-up (ULPWU) on pin RA0 allows a slow falling voltage to generate an interrupt without excess current consumption. To use this feature: 1. 2. 3. 4. 5. Charge the capacitor on RA0 by configuring the RA0 pin to an output and setting it to `1'. Stop charging the capacitor by configuring RA0 as an input. Discharge the capacitor by setting the ULPEN and ULPSINK bits in the WDTCON register. Configure Sleep mode. Enter Sleep mode. A series resistor, between RA0 and the external capacitor, provides overcurrent protection for the RA0/AN0/ ULPWU pin and enables software calibration of the time-out (see Figure 4-9). FIGURE 4-9: RA0/AN0/ULPWU ULTRA LOW-POWER WAKE-UP INITIALIZATION When the voltage on RA0 drops below VIL, the device wakes up and executes the next instruction. This feature provides a low-power technique for periodically waking up the device from Sleep mode. The time-out is dependent on the discharge time of the RC circuit on RA0. When the ULPWU module wakes the device from Sleep mode, the ULPLVL bit (WDTCON<5>) is set. Software can check this bit upon wake-up to determine the wake-up source. See Example 4-1 for initializing the ULPWU module. A timer can be used to measure the charge time and discharge time of the capacitor. The charge time can then be adjusted to provide the desired delay in Sleep. This technique compensates for the affects of temperature, voltage and component accuracy. The peripheral can also be configured as a simple Programmable Low-Voltage Detect (LVD) or temperature sensor. Note: For more information, see AN879, "Using the Microchip Ultra Low-Power Wake-up Module" (DS00879). EXAMPLE 4-1: ULTRA LOW-POWER WAKE-UP INITIALIZATION //*************************** //Charge the capacitor on RA0 //*************************** TRISAbits.TRISA0 = 0; PORTAbits.RA0 = 1; for(i = 0; i < 10000; i++) Nop(); //***************************** //Stop Charging the capacitor //on RA0 //***************************** TRISAbits.TRISA0 = 1; //***************************** //Enable the Ultra Low Power //Wakeup module and allow //capacitor discharge //***************************** WDTCONbits.ULPEN = 1; WDTCONbits.ULPSINK = 1; //For Sleep OSCCONbits.IDLEN = 0; //Enter Sleep Mode // Sleep(); //for sleep, execution will //resume here DS39960B-page 68 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 4-4: EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE (BY CLOCK SOURCES) Clock Source(5) LP, XT, HS HSPLL PRI_IDLE mode EC, RC HF-INTOSC(2) MF-INTOSC(2) LF-INTOSC SEC_IDLE mode RC_IDLE mode SOSC HF-INTOSC(2) MF-INTOSC(2) LF-INTOSC LP, XT, HS HSPLL Sleep mode EC, RC HF-INTOSC(2) MF-INTOSC(2) LF-INTOSC Note 1: 2: 3: 4: 5: TIOBST(4) TOST(3) TOST + trc(3) TCSD(1) HFIOFS MFIOFS None OSTS TCSD(1) TCSD(1) TCSD(1) OSTS HFIOFS MFIOFS None SOSCRUN HFIOFS MFIOFS None Exit Delay Clock Ready Status Bits Power-Managed Mode TCSD (parameter 38, Table 31-12) is a required delay when waking from Sleep and all Idle modes, and runs concurrently with any other required delays (see Section 4.4 "Idle Modes"). Includes postscaler derived frequencies. On Reset, INTOSC defaults to HF-INTOSC at 8 MHz. TOST is the Oscillator Start-up Timer (parameter 32, Table 31-12). TRC is the PLL Lock-out Timer (parameter F12, Table 31-7); it is also designated as TPLL. Execution continues during TIOBST (parameter 39, Table 31-12), the INTOSC stabilization period. The clock source is dependent upon the settings of the SCS (OSCCON<1:0>), IRCF (OSCCON<6:4>) and FOSC (CONFIG1H<3:0>) bits. 2010 Microchip Technology Inc. Preliminary DS39960B-page 69 PIC18F87K22 FAMILY NOTES: DS39960B-page 70 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 5.0 RESET 5.1 RCON Register The PIC18F87K22 family of devices differentiates between various kinds of Reset: a) b) c) d) e) f) g) h) i) Power-on Reset (POR) MCLR Reset during normal operation MCLR Reset during power-managed modes Watchdog Timer (WDT) Reset (during execution) Configuration Mismatch (CM) Reset Brown-out Reset (BOR) RESET Instruction Stack Full Reset Stack Underflow Reset Device Reset events are tracked through the RCON register (Register 5-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be set by the event and must be cleared by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in Section 5.7 "Reset State of Registers". The RCON register also has a control bit for setting interrupt priority (IPEN). Interrupt priority is discussed in Section 11.0 "Interrupts". This section discusses Resets generated by MCLR, POR and BOR, and covers the operation of the various start-up timers. Stack Reset events are covered in Section 6.1.3.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 28.2 "Watchdog Timer (WDT)". A simplified block diagram of the on-chip Reset circuit is shown in Figure 5-1. FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT RESET Instruction Configuration Word Mismatch Stack Pointer Stack Full/Underflow Reset External Reset MCLR ( )_IDLE Sleep WDT Time-out VDD Rise Detect POR Pulse VDD Brown-out Reset S PWRT 32 s LF-INTOSC PWRT 66 ms R Q Chip_Reset 11-Bit Ripple Counter 2010 Microchip Technology Inc. Preliminary DS39960B-page 71 PIC18F87K22 FAMILY REGISTER 5-1: R/W-0 IPEN bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown RCON: RESET CONTROL REGISTER R/W-1 SBOREN R/W-1 CM R/W-1 RI R-1 TO R-1 PD R/W-0 POR R/W-0 BOR bit 0 IPEN: Interrupt Priority Enable bit 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode) SBOREN: BOR Software Enable bit If BOREN<1:0> = 01: 1 = BOR is enabled 0 = BOR is disabled If BOREN<1:0> = 00, 10 or 11: Bit is disabled and read as `0'. CM: Configuration Mismatch Flag bit 1 = A Configuration Mismatch Reset has not occurred 0 = A Configuration Mismatch Reset has occurred (must be set in software after a Configuration Mismatch Reset occurs) RI: RESET Instruction Flag bit 1 = The RESET instruction was not executed (set by firmware only) 0 = The RESET instruction was executed causing a device Reset (must be set in software after a Brown-out Reset occurs) TO: Watchdog Time-out Flag bit 1 = Set by power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred PD: Power-Down Detection Flag bit 1 = Set by power-up or by the CLRWDT instruction 0 = Set by execution of the SLEEP instruction POR: Power-on Reset Status bit 1 = A Power-on Reset has not occurred (set by firmware only) 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs) BOR: Brown-out Reset Status bit 1 = A Brown-out Reset has not occurred (set by firmware only) 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs) bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: It is recommended that the POR bit be set after a Power-on Reset has been detected, so that subsequent Power-on Resets may be detected. 2: Brown-out Reset is said to have occurred when BOR is `0' and POR is `1' (assuming that POR was set to `1' by software immediately after a Power-on Reset). DS39960B-page 72 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 5.2 Master Clear (MCLR) The MCLR pin provides a method for triggering a hard external Reset of the device. A Reset is generated by holding the pin low. PIC18 extended microcontroller devices have a noise filter in the MCLR Reset path which detects and ignores small pulses. The MCLR pin is not driven low by any internal Resets, including the WDT. In Zero-Power BOR (ZPBORMV), the module monitors the VDD voltage and re-arms the POR at about 2V. ZPBORMV does not cause a Reset, but re-arms the POR. The BOR accuracy varies with its power level. The lower the power setting, the less accurate the BOR trip levels are. Therefore, the high-power BOR has the highest accuracy and the low-power BOR has the lowest accuracy. The trip levels (BVDD, parameter D005), current consumption (Section 31.2 "DC Characteristics: Power-Down and Supply Current PIC18F87K22 Family (Industrial)") and time required below BVDD (TBOR, parameter 35) can all be found in Section 31.0 "Electrical Characteristics". 5.3 Power-on Reset (POR) A Power-on Reset condition is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation. To take advantage of the POR circuitry, tie the MCLR pin through a resistor (1 k to 10 k) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 5-2. When the device starts normal operation (exiting the Reset condition), device operating parameters (such as voltage, frequency and temperature) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met. Power-on Reset events are captured by the POR bit (RCON<1>). The state of the bit is set to `0' whenever a Power-on Reset occurs and does not change for any other Reset event. POR is not reset to `1' by any hardware event. To capture multiple events, the user manually resets the bit to `1' in software following any Power-on Reset. FIGURE 5-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP) VDD VDD D R R1 MCLR C PIC18F87K22 Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode, D, helps discharge the capacitor quickly when VDD powers down. R < 40 k is recommended to make sure that the voltage drop across R does not violate the device's electrical specification. R1 1 k will limit any current flowing into MCLR from external capacitor, C, in the event of MCLR/VPP pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). 2: 3: 5.4 * * * * Brown-out Reset (BOR) The PIC18F87K22 family has four BOR power modes: High-Power BOR Medium Power BOR Low-Power BOR Zero-Power BOR 5.4.1 DETECTING BOR Each power mode is selected by the BORPWR<1:0> setting (CONFIG2L<6:5>). For low, medium and highpower BOR, the module monitors the VDD depending on the BORV<1:0> setting (CONFIG1L<3:2>). A BOR event re-arms the Power-on Reset. It also causes a Reset, depending on which of the trip levels has been set: 1.8V, 2V, 2.7V or 3V. BOR is enabled by BOREN<1:0> (CONFIG2L<2:1>) and the SBOREN bit (RCON<6>). The typical current draw (IBOR) for zero, low and medium power BOR is 200 nA, 750 nA and 3 A, respectively. The BOR bit always resets to `0' on any Brown-out Reset or Power-on Reset event. This makes it difficult to determine if a Brown-out Reset event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to `1' in software immediately after any Power-on Reset event. If BOR is `0' while POR is `1', it can be reliably assumed that a Brown-out Reset event has occurred. LP-BOR cannot be detected with the BOR bit in the RCON register. LP-BOR can rearm the POR and can cause a Power-on Reset. 2010 Microchip Technology Inc. Preliminary DS39960B-page 73 PIC18F87K22 FAMILY 5.5 Configuration Mismatch (CM) 5.6 Power-up Timer (PWRT) The Configuration Mismatch (CM) Reset is designed to detect, and attempt to recover from, random, memory corrupting events. These include Electrostatic Discharge (ESD) events that can cause widespread, single bit changes throughout the device and result in catastrophic failure. In PIC18F87K22 family Flash devices, the device Configuration registers (located in the configuration memory space) are continuously monitored during operation by comparing their values to complimentary shadow registers. If a mismatch is detected between the two sets of registers, a CM Reset automatically occurs. These events are captured by the CM bit (RCON<5>). The state of the bit is set to `0' whenever a CM event occurs and does not change for any other Reset event. A CM Reset behaves similarly to a Master Clear Reset, RESET instruction, WDT time-out or Stack Event Reset. As with all hard and power Reset events, the device Configuration Words are reloaded from the Flash Configuration Words in program memory as the device restarts. PIC18F87K22 family devices incorporate an on-chip Power-up Timer (PWRT) to help regulate the Power-on Reset process. The PWRT is enabled by setting the PWRTEN bit (CONFIG2L<0>). The main function is to ensure that the device voltage is stable before code is executed. The Power-up Timer (PWRT) of the PIC18F87K22 family devices is a 13-bit counter that uses the LF-INTOSC source as the clock input. This yields an approximate time interval of 2,048 x 32 s = 66 ms. While the PWRT is counting, the device is held in Reset. The power-up time delay depends on the LF-INTOSC clock and will vary from chip-to-chip due to temperature and process variation. See DC parameter 33 for details. 5.6.1 TIME-OUT SEQUENCE If enabled, the PWRT time-out is invoked after the POR pulse has cleared. The total time-out will vary based on the status of the PWRT. Figure 5-3, Figure 5-4, Figure 5-5 and Figure 5-6 all depict time-out sequences on power-up with the Power-up Timer enabled. Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the PWRT will expire. Bringing MCLR high will begin execution immediately (Figure 5-5). This is useful for testing purposes, or for synchronizing more than one PIC18 device operating in parallel. FIGURE 5-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD, VDD RISE < TPWRT) VDD MCLR INTERNAL POR TPWRT PWRT TIME-OUT INTERNAL RESET DS39960B-page 74 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 5-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1 VDD MCLR INTERNAL POR TPWRT PWRT TIME-OUT INTERNAL RESET FIGURE 5-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2 VDD MCLR INTERNAL POR TPWRT PWRT TIME-OUT INTERNAL RESET FIGURE 5-6: SLOW RISE TIME (MCLR TIED TO VDD, VDD RISE > TPWRT) 3.3V VDD MCLR 0V 1V INTERNAL POR TPWRT PWRT TIME-OUT INTERNAL RESET 2010 Microchip Technology Inc. Preliminary DS39960B-page 75 PIC18F87K22 FAMILY 5.7 Reset State of Registers Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred. Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register (CM, RI, TO, PD, POR and BOR) are set or cleared differently in different Reset situations, as indicated in Table 5-1. These bits are used in software to determine the nature of the Reset. Table 5-2 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets, and WDT wake-ups. TABLE 5-1: STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR RCON REGISTER Program Counter(1) 0000h 0000h 0000h 0000h 0000h 0000h RCON Register CM 1 u 1 0 u u RI 1 0 1 u u u TO 1 u 1 u 1 1 PD 1 u 1 u u 0 POR 0 u u u u u BOR 0 u 0 u u u STKPTR Register STKFUL 0 u u u u u STKUNF 0 u u u u u Condition Power-on Reset RESET instruction Brown-out Reset Configuration Mismatch Reset MCLR Reset during power-managed Run modes MCLR Reset during powermanaged Idle modes and Sleep mode MCLR Reset during full-power execution Stack Full Reset (STVREN = 1) Stack Underflow Reset (STVREN = 1) Stack Underflow Error (not an actual Reset, STVREN = 0) WDT time-out during full-power or power-managed Run modes WDT time-out during power-managed Idle or Sleep modes Interrupt exit from power-managed modes 0000h 0000h 0000h 0000h 0000h PC + 2 u u u u u u u u u u u u u u u u 0 0 u u u u u 0 u u u u u u u u u u u u u 1 u u u u u u 1 1 u u PC + 2 u u u 0 u u u u Legend: u = unchanged Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bit is set, the PC is loaded with the interrupt vector (0008h or 0018h). DS39960B-page 76 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS Power-on Reset, Brown-out Reset MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets ---0 0000 0000 0000 0000 0000 uu-0 0000 ---0 0000 0000 0000 0000 0000 --00 0000 0000 0000 0000 0000 0000 0000 uuuu uuuu uuuu uuuu 0000 000u 1111 1111 1100 0000 N/A N/A N/A N/A N/A ---- uuuu uuuu uuuu uuuu uuuu N/A N/A N/A N/A N/A ---- uuuu uuuu uuuu ---- 0000 Wake-up via WDT or Interrupt Register Applicable Devices TOSU TOSH TOSL STKPTR PCLATU PCLATH PCL TBLPTRU TBLPTRH TBLPTRL TABLAT PRODH PRODL INTCON INTCON2 INTCON3 INDF0 POSTINC0 POSTDEC0 PREINC0 PLUSW0 FSR0H FSR0L WREG INDF1 POSTINC1 POSTDEC1 PREINC1 PLUSW1 FSR1H FSR1L BSR Legend: Note 1: PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 ---0 0000 0000 0000 0000 0000 00-0 0000 ---0 0000 0000 0000 0000 0000 --00 0000 0000 0000 0000 0000 0000 0000 xxxx xxxx xxxx xxxx 0000 000x 1111 1111 1100 0000 N/A N/A N/A N/A N/A ---- xxxx xxxx xxxx xxxx xxxx N/A N/A N/A N/A N/A ---- xxxx xxxx xxxx ---- 0000 ---0 uuuu(1) uuuu uuuu(1) uuuu uuuu(1) uu-u uuuu(1) ---u uuuu uuuu uuuu PC + 2(2) --uu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu(3) uuuu uuuu(3) uuuu uuuu(3) N/A N/A N/A N/A N/A ---- uuuu uuuu uuuu uuuu uuuu N/A N/A N/A N/A N/A ---- uuuu uuuu uuuu ---- uuuu 2: 3: 4: u = unchanged, x = unknown, - = unimplemented bit, read as `0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device. When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack. When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h). One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up). See Table 5-1 for Reset value for specific condition. 2010 Microchip Technology Inc. Preliminary DS39960B-page 77 PIC18F87K22 FAMILY TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED) Power-on Reset, Brown-out Reset MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets N/A N/A N/A N/A N/A ----uuuu uuuu uuuu ---u uuuu uuuu uuuu uuuu uuuu 1111 1111 0000 0000 0110 q000 ---1 -111 1111 1111 0-x0 ---0 0uqq qquu uuuu uuuu uuuu uuuu uuuu uuuu 0000 0000 1111 1111 -000 0000 uuuu uuuu 0000 0000 0000 0000 0000 0000 0000 0000 uuuu uuuu uuuu uuuu -000 0000 0000 0000 0-00 0000 Wake-up via WDT or Interrupt Register Applicable Devices INDF2 POSTINC2 POSTDEC2 PREINC2 PLUSW2 FSR2H FSR2L STATUS TMR0H TMR0L T0CON SPBRGH1 OSCCON IPR5 IPR5 WDTCON RCON TMR1H TMR1L T1CON TMR2 PR2 T2CON SSP1BUF SSP1ADD SSP1STAT SSP1CON1 SSP1CON2 ADRESH ADRESL ADCON0 ADCON1 ADCON2 Legend: Note 1: PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F65K22 PIC18F85K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 N/A N/A N/A N/A N/A ---- xxxx xxxx xxxx ---x xxxx 0000 0000 xxxx xxxx 1111 1111 0000 0000 0110 q000 ---1 -111 1111 1111 0-x0 ---0 0111 11qq xxxx xxxx xxxx xxxx 0000 0000 0000 0000 1111 1111 -000 0000 xxxx xxxx 0000 0000 0000 0000 0000 0000 0000 0000 xxxx xxxx xxxx xxxx -000 0000 0000 0000 0-00 0000 N/A N/A N/A N/A N/A ---- uuuu uuuu uuuu ---u uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu quuu ---u -uuu uuuu uuuu u-uu ---u uuuu qquu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu -uuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu -uuu uuuu uuuu uuuu u-uu uuuu 2: 3: 4: u = unchanged, x = unknown, - = unimplemented bit, read as `0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device. When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack. When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h). One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up). See Table 5-1 for Reset value for specific condition. DS39960B-page 78 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED) Power-on Reset, Brown-out Reset MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets 0000 0000 0000 0000 uuuu uuuu uuuu uuuu 0000 0000 ---0 -000 0000 0000 ---0 0000 0000 0000 --11 1111 1111 1111 --00 0000 0000 0000 --00 0000 0000 0000 0000 0000 111- ---uuuu uuuu uuuu uuuu 0000 0x00 0000 0000 0000 0000 0000 0000 0000 0000 0000 0010 0000 000x 0000 0x00 ---1 -111 0000 0101 0000 ------0 -000 Wake-up via WDT or Interrupt Register Applicable Devices ECCP1AS ECCP1DEL CCPR1H CCPR1L CCP1CON PIR5 PIR5 PIE5 PIE5 IPR4 IPR4 PIR4 PIR4 PIE4 PIE4 CVRCON CMSTAT TMR3H TMR3L T3CON T3GCON SPBRG1 RCREG1 TXREG1 TXSTA1 RCSTA1 T1GCON IPR6 HLVDCON PSPCON PIR6 Legend: Note 1: PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F65K22 PIC18F85K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F65K22 PIC18F85K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F65K22 PIC18F85K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F65K22 PIC18F85K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F65K22 PIC18F85K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 0000 0000 0000 0000 xxxx xxxx xxxx xxxx 0000 0000 ---0 -000 0000 0000 ---0 0000 0000 000 --11 1111 1111 1111 --00 0000 0000 0000 --00 0000 0000 0000 0000 0000 111- ---xxxx xxxx xxxx xxxx 0000 0000 0000 0x00 0000 0000 0000 0000 0000 0000 0000 0010 0000 000x 0000 0x00 ---1 -111 0000 0101 0000 ------0 -000 uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu ---u -uuu uuuu uuuu ---u uuuu(1) uuuu uuuu(1) --uu uuuu uuuu uuuu --uu uuuu(1) uuuu uuuu(1) --uu uuuu uuuu uuuu uuuu uuuu uuu- ---uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu -uuu ---u -uuu uuuu uuuu uuuu ------u -uuu 2: 3: 4: u = unchanged, x = unknown, - = unimplemented bit, read as `0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device. When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack. When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h). One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up). See Table 5-1 for Reset value for specific condition. 2010 Microchip Technology Inc. Preliminary DS39960B-page 79 PIC18F87K22 FAMILY TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED) Power-on Reset, Brown-out Reset MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets 1-11 1111 0-00 0000 0-00 0000 1-11 1111 0-00 0000 0-00 0000 1111 1111 0000 0000 0000 0000 00-0 0001 0000 0000 1111 1111 1111 1111 ---1 1111 1111 1111111 1111 1111 1111 1111 1111 1111 1111 1111 1111 uuuu uuuu uuuu uuuu ---u uuuu uuuu uuuuuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu xxxx xxxx 0000 0000 --x0 000x 0000 000xxxx xxxx xxxx xxxx Wake-up via WDT or Interrupt Register Applicable Devices IPR3 PIR3 PIE3 IPR2 PIR2 PIE2 IPR1 PIR1 PIE1 PSTR1CON OSCTUNE TRISJ TRISH TRISG TRISF TRISE TRISD TRISC TRISB TRISA LATJ LATH LATG LATF LATE LATD LATC LATB LATA PORTJ PORTH PORTG PORTF PORTE PORTD Legend: Note 1: PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 1-11 1111 0-00 0000 0-00 0000 1-11 1111 0-00 0000 0-00 0000 1111 1111 0000 0000 0000 0000 00-0 0001 0000 0000 1111 1111 1111 1111 ---1 1111 1111 1111111 1111 1111 1111 1111 1111 1111 1111 1111 1111 xxxx xxxx xxxx xxxx ---x xxxx xxxx xxxxxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx 0000 0000 --x0 000x 0000 000xxxx xxxx xxxx xxxx u-uu uuuu u-uu uuuu u-uu uuuu u-uu uuuu u-uu uuuu u-uu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uu-u uuuu uuuu uuuu uuuu uuuu uuuu uuuu ---u uuuu ---u uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu ---u uuuu uuuu uuuuuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu --uu uuuu uuuu uuuuuuu uuuu uuuu uuuu 2: 3: 4: u = unchanged, x = unknown, - = unimplemented bit, read as `0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device. When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack. When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h). One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up). See Table 5-1 for Reset value for specific condition. DS39960B-page 80 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED) Power-on Reset, Brown-out Reset MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets uuuu uuuu uuuu uuuu uu0u 0000 uu-0 u000 ---- ---uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu --00 0000 uuuu uuuu uuuu uuuu --00 0000 uuuu uuuu uuuu uuuu --00 0000 uuuu uuuu uuuu uuuu --00 0000 0000 0000 1111 1111 -000 0000 uuuu uuuu 0000 0000 0000 0000 0000 0000 0000 0000 0100 0-00 -0-- 0-u0 ---- --00 0000 0000 0000 0000 ---0 -000 Wake-up via WDT or Interrupt Register Applicable Devices PORTC PORTB PORTA EECON1 EECON2 TMR5H TMR5L T5CON T5GCON CCPR4H CCPR4L CCP4CON CCPR5H CCPR5L CCP5CON CCPR6H CCPR6L CCP6CON CCPR7H CCPR7L CCP7CON TMR4 PR4 T4CON SSP2BUF SSP2ADD SSP2STAT SSP2CON1 SSP2CON2 BAUDCON1 OSCCON2 EEADRH EEADR EEDATA PIE6 Legend: Note 1: PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 xxxx xxxx xxxx xxxx xx0x 0000 xx-0 x000 ---- ---xxxx xxxx xxxx xxxx 0000 0000 0000 0x00 xxxx xxxx xxxx xxxx --00 0000 xxxx xxxx xxxx xxxx --00 0000 xxxx xxxx xxxx xxxx --00 0000 xxxx xxxx xxxx xxxx --00 0000 0000 0000 1111 1111 -000 0000 xxxx xxxx 0000 0000 0000 0000 0000 0000 0100 0000 0100 0-00 -0-- 0-x0 ---- --00 0000 0000 0000 0000 ---0 -000 uuuu uuuu uuuu uuuu uuuu uuuu uu-u uuuu ---- ---uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu --uu uuuu uuuu uuuu uuuu uuuu --uu uuuu uuuu uuuu uuuu uuuu --uu uuuu uuuu uuuu uuuu uuuu --uu uuuu uuuu uuuu 1111 1111 -uuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu u-uu -u-- u-uu ---- --uu uuuu uuuu uuuu uuuu ---u -uuu 2: 3: 4: u = unchanged, x = unknown, - = unimplemented bit, read as `0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device. When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack. When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h). One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up). See Table 5-1 for Reset value for specific condition. 2010 Microchip Technology Inc. Preliminary DS39960B-page 81 PIC18F87K22 FAMILY TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED) Power-on Reset, Brown-out Reset MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets u-uu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu 0-00 0000 0000 00xx 0000 0000 0001 1111 --u- -uuuuu- -uu0000 0000 0000 0000 uuuu uuuu uuuu uuuu 0000 0000 0000 0000 0000 0000 uuuu uuuu uuuu uuuu 0000 0000 uuuu uuuu uuuu uuuu --00 0000 uuuu uuuu uuuu uuuu --00 0000 uuuu uuuu uuuu uuuu Wake-up via WDT or Interrupt Register Applicable Devices RTCCFG RTCCAL RTCVALH RTCVALL ALRMCFG ALRMRPT ALRMVALH ALRMVALL CTMUCONH CTMUCONL CTMUICONH CM1CON PADCFG1 PADCFG1 ECCP2AS ECCP2DEL CCPR2H CCPR2L CCP2CON ECCP3AS ECCP3DEL CCPR3H CCPR3L CCP3CON CCPR8H CCPR8L CCP8CON CCPR9H CCPR9L CCP9CON CCPR10H CCPR10L Legend: Note 1: PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 0-00 0000 0000 0000 xxxx xxxx 0000 0000 0000 0000 0000 0000 xxxx xxxx xxxx xxxx 0-00 0000 0000 00xx 0000 0000 0001 1111 --0- -00000- -000000 0000 0000 0000 xxxx xxxx xxxx xxxx 0000 0000 0000 0000 0000 0000 xxxx xxxx xxxx xxxx 0000 0000 xxxx xxxx xxxx xxxx --00 0000 xxxx xxxx xxxx xxxx --00 0000 xxxx xxxx xxxx xxxx u-uu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu u-uu uuuu uuuu uuuu uuuu uuuu uuuu uuuu --u- -uuuuu- -uuuuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu --uu uuuu uuuu uuuu uuuu uuuu --uu uuuu uuuu uuuu uuuu uuuu 2: 3: 4: u = unchanged, x = unknown, - = unimplemented bit, read as `0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device. When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack. When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h). One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up). See Table 5-1 for Reset value for specific condition. DS39960B-page 82 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED) Power-on Reset, Brown-out Reset MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets --00 0000 uuuu uuuu uuuu uuuu uuuu uuuu 0000 0x00 0000 0000 1111 1111 -000 0000 0000 0000 1111 1111 -000 0000 0000 0000 1111 1111 -000 0000 0000 0000 1111 1111 -000 0000 0001 1111 0001 1111 uuuu uuuu uu-u -uuu ---u -uuu ---- --uu u-uu uuuu uuu- ---u Wake-up via WDT or Interrupt Register Applicable Devices CCP10CON TMR7H TMR7L T7CON T7GCON TMR6 PR6 T6CON TMR8 PR8 T8CON TMR10 PR10 T10CON TMR12 PR12 T12CON CM2CON CM3CON CCPTMRS0 CCPTMRS1 CCPTMRS2 CCPTMRS2 REFOCON ODCON1 Legend: Note 1: PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F65K22 PIC18F85K22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 --00 0000 xxxx xxxx xxxx xxxx 0000 0000 0000 0x00 0000 0000 1111 1111 -000 0000 0000 0000 1111 1111 -000 0000 0000 0000 1111 1111 -000 0000 0000 0000 1111 1111 -000 0000 0001 1111 0001 1111 0000 0000 00-0 -000 ---0 -000 ---- --00 0-00 0000 000- ---0 --uu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu -uuu uuuu uuuu uuuu uuuu uuuu -uuu uuuu uuuu uuuu uuuu uuuu -uuu uuuu uuuu uuuu uuuu uuuu -uuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uu-u -uuu ---u -uuu ---- --uu u-uu uuuu uuu- ---u 2: 3: 4: u = unchanged, x = unknown, - = unimplemented bit, read as `0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device. When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack. When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h). One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up). See Table 5-1 for Reset value for specific condition. 2010 Microchip Technology Inc. Preliminary DS39960B-page 83 PIC18F87K22 FAMILY TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED) Power-on Reset, Brown-out Reset MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets uuuu uuuu --uu uuuu uu-- ---u 0-00 --00 uuuu uuuu uuuu uuuu uuuu uuuu 0000 000x 0000 0010 0100 0-00 0000 0000 0000 0000 0000 0000 0000 0000 00-0 0001 00-0 0001 0000 0000 0000 0000 0000 0000 -0-0 0000 0000 0000 --00 000Wake-up via WDT or Interrupt Register Applicable Devices ODCON2 ODCON2 ODCON3 MEMCON ANCON0 ANCON1 ANCON2 RCSTA2 TXSTA2 BAUDCON2 SPBRGH2 SPBRG2 RCREG2 TXREG2 PSTR2CON PSTR3CON PMD0 PMD1 PMD2 PMD2 PMD3 PMD3 Legend: Note 1: PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F65K22 PIC18F85K22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F6XK22 PIC18F8XK22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F65K22 PIC18F85K22 PIC18F66K22 PIC18F86K22 PIC18F67K22 PIC18F87K22 PIC18F65K22 PIC18F85K22 0000 0000 --00 0000 00-- ---0 0-00 --00 1111 1111 1111 1111 1111 1111 0000 000x 0000 0010 0100 0-00 0000 0000 0000 0000 0000 0000 0000 0000 00-0 0001 00-0 0001 0000 0000 0000 0000 0000 0000 -0-0 0000 0000 0000 --00 000- uuuu uuuu --uu uuuu uu-- ---u u-uu --uu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu u-uu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uu-u uuuu uu-u uuuu uuuu uuuu uuuu uuuu uuuu uuuu -u-u uuuu uuuu uuuu --uu uuu- 2: 3: 4: u = unchanged, x = unknown, - = unimplemented bit, read as `0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device. When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack. When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h). One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up). See Table 5-1 for Reset value for specific condition. DS39960B-page 84 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 6.0 MEMORY ORGANIZATION PIC18F87K22 family devices have these types of memory: * Program Memory * Data RAM * Data EEPROM As Harvard architecture devices, the data and program memories use separate busses. This enables concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device because it is addressed and accessed through a set of control registers. Additional detailed information on the operation of the Flash program memory is provided in Section 7.0 "Flash Program Memory". The data EEPROM is discussed separately in Section 9.0 "Data EEPROM Memory". FIGURE 6-1: MEMORY MAPS FOR PIC18F87K22 FAMILY DEVICES PC<20:0> 21 CALL, CALLW, RCALL, RETURN, RETFIE, RETLW, ADDULNK, SUBULNK Stack Level 1 Stack Level 31 PIC18FX5K22 On-Chip Memory PIC18FX6K22 On-Chip Memory PIC18FX7K22 On-Chip Memory 000000h 007FFFh 00FFFFh 01FFFFh Unimplemented Read as `0' Unimplemented Read as `0' Unimplemented Read as `0' 1FFFFFh Note: Sizes of memory areas are not to scale. Sizes of program memory areas are enhanced to show detail. 2010 Microchip Technology Inc. Preliminary DS39960B-page 85 User Memory Space PIC18F87K22 FAMILY 6.1 Program Memory Organization FIGURE 6-2: PIC18 microcontrollers implement a 21-bit program counter that is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all `0's (a NOP instruction). The entire PIC18F87K22 family offers a range of on-chip Flash program memory sizes, from 32 Kbytes (up to 16,384 single-word instructions) to 128 Kbytes (65,536 single-word instructions). * PIC18F65K22 and PIC18F85K22 - 32 Kbytes of Flash memory, storing up to 16,384 single-word instructions * PIC18F66K22 and PIC18F86K22 - 64 Kbytes of Flash memory, storing up to 32,768 single-word instructions * PIC18F67K22 and PIC18F87K22 - 128 Kbytes of Flash memory, storing up to 65,536 single-word instructions The program memory maps for individual family members are shown in Figure 6-1. HARD VECTOR FOR PIC18F87K22 FAMILY DEVICES 0000h 0008h 0018h Reset Vector High-Priority Interrupt Vector Low-Priority Interrupt Vector On-Chip Program Memory 6.1.1 HARD MEMORY VECTORS Read `0' All PIC18 devices have a total of three hard-coded return vectors in their program memory space. The Reset vector address is the default value to which the program counter returns on all device Resets. It is located at 0000h. PIC18 devices also have two interrupt vector addresses for handling high-priority and low-priority interrupts. The high-priority interrupt vector is located at 0008h and the low-priority interrupt vector is at 0018h. The locations of these vectors are shown, in relation to the program memory map, in Figure 6-2. Legend: 1FFFFFh (Top of Memory) represents upper boundary of on-chip program memory space (see Figure 6-1 for device-specific values). Shaded area represents unimplemented memory. Areas are not shown to scale. DS39960B-page 86 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 6.1.2 PROGRAM COUNTER The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits and is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU register are performed through the PCLATU register. The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see Section 6.1.5.1 "Computed GOTO"). The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of `0'. The PC increments by two to address sequential instructions in the program memory. The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter. The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack Special Function Registers. Data can also be pushed to, or popped from, the stack using these registers. A CALL type instruction causes a push onto the stack. The Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack. The contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented. The Stack Pointer is initialized to `00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of `00000'; this is only a Reset value. Status bits indicate if the stack is full, has overflowed or has underflowed. 6.1.3.1 Top-of-Stack Access 6.1.3 RETURN ADDRESS STACK The return address stack enables execution of any combination of up to 31 program calls and interrupts. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. The value also is pulled off the stack on ADDULNK and SUBULNK instructions, if the extended instruction set is enabled. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions. Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, holds the contents of the stack location pointed to by the STKPTR register (Figure 6-3). This allows users to implement a software stack, if necessary. After a CALL, RCALL or interrupt (or ADDULNK and SUBULNK instructions, if the extended instruction set is enabled), the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user-defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return. While accessing the stack, users must disable the global interrupt enable bits to prevent inadvertent stack corruption. FIGURE 6-3: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS Return Address Stack <20:0> Top-of-Stack Registers TOSU 00h TOSH 1Ah TOSL 34h 11111 11110 11101 Stack Pointer STKPTR<4:0> 00010 Top-of-Stack 001A34h 000D58h 00011 00010 00001 00000 2010 Microchip Technology Inc. Preliminary DS39960B-page 87 PIC18F87K22 FAMILY 6.1.3.2 Return Stack Pointer (STKPTR) The STKPTR register (Register 6-1) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return-stack maintenance. After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR. What happens when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (For a description of the device Configuration bits, see Section 28.1 "Configuration Bits".) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero. If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and the STKPTR will remain at 31. When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and set the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs. Note: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset, as the contents of the SFRs are not affected. 6.1.3.3 PUSH and POP Instructions Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack. The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack. The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value. REGISTER 6-1: R/C-0 STKFUL(1) bit 7 Legend: R = Readable bit -n = Value at POR bit 7 STKPTR: STACK POINTER REGISTER R/C-0 U-0 -- R/W-0 SP4 R/W-0 SP3 R/W-0 SP2 R/W-0 SP1 R/W-0 SP0 bit 0 C = Clearable bit W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown STKUNF(1) STKFUL: Stack Full Flag bit(1) 1 = Stack became full or overflowed 0 = Stack has not become full or overflowed STKUNF: Stack Underflow Flag bit(1) 1 = Stack underflow has occurred 0 = Stack underflow did not occur Unimplemented: Read as `0' SP<4:0>: Stack Pointer Location bits Bit 7 and bit 6 are cleared by user software or by a POR. bit 6 bit 5 bit 4-0 Note 1: DS39960B-page 88 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 6.1.3.4 Stack Full and Underflow Resets 6.1.5 Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit (CONFIG4L<0>). When STVREN is set, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset. LOOK-UP TABLES IN PROGRAM MEMORY There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways: * Computed GOTO * Table Reads 6.1.5.1 Computed GOTO 6.1.4 FAST REGISTER STACK A Fast Register Stack is provided for the STATUS, WREG and BSR registers to provide a "fast return" option for interrupts. This stack is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the Stack registers. The values in the registers are then loaded back into the working registers if the RETFIE, FAST instruction is used to return from the interrupt. If both low and high-priority interrupts are enabled, the Stack registers cannot be used reliably to return from low-priority interrupts. If a high-priority interrupt occurs while servicing a low-priority interrupt, the Stack register values stored by the low-priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low-priority interrupt. If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt. If no interrupts are used, the Fast Register Stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack. Example 6-1 shows a source code example that uses the Fast Register Stack during a subroutine call and return. A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 6-2. A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value `nn' to the calling function. The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of two (LSb = 0). In this method, only one data byte may be stored in each instruction location and room on the return address stack is required. EXAMPLE 6-2: MOVF CALL nn00h ADDWF RETLW RETLW RETLW . . . COMPUTED GOTO USING AN OFFSET VALUE OFFSET, W TABLE PCL nnh nnh nnh ORG TABLE 6.1.5.2 Table Reads EXAMPLE 6-1: CALL SUB1, FAST FAST REGISTER STACK CODE EXAMPLE ;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK A better method of storing data in program memory allows two bytes of data to be stored in each instruction location. Look-up table data may be stored two bytes per program word while programming. The Table Pointer (TBLPTR) specifies the byte address and the Table Latch (TABLAT) contains the data that is read from the program memory. Data is transferred from program memory one byte at a time. The table read operation is discussed further in Section 7.1 "Table Reads and Table Writes". SUB1 RETURN FAST ;RESTORE VALUES SAVED ;IN FAST REGISTER STACK 2010 Microchip Technology Inc. Preliminary DS39960B-page 89 PIC18F87K22 FAMILY 6.2 6.2.1 PIC18 Instruction Cycle CLOCKING SCHEME 6.2.2 INSTRUCTION FLOW/PIPELINING The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1, with the instruction fetched from the program memory and latched into the Instruction Register (IR) during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 6-4. An "Instruction Cycle" consists of four Q cycles, Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction (such as GOTO) causes the program counter to change, two cycles are required to complete the instruction. (See Example 6-3.) A fetch cycle begins with the Program Counter (PC) incrementing in Q1. In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write). FIGURE 6-4: OSC1 Q1 Q2 Q3 Q4 PC OSC2/CLKO (RC mode) CLOCK/INSTRUCTION CYCLE Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Internal Phase Clock PC PC + 2 PC + 4 Execute INST (PC - 2) Fetch INST (PC) Execute INST (PC) Fetch INST (PC + 2) Execute INST (PC + 2) Fetch INST (PC + 4) EXAMPLE 6-3: INSTRUCTION PIPELINE FLOW TCY0 TCY1 Execute 1 Fetch 2 Execute 2 Fetch 3 Execute 3 Fetch 4 Flush (NOP) Fetch SUB_1 Execute SUB_1 TCY2 TCY3 TCY4 TCY5 1. MOVLW 55h 2. MOVWF PORTB 3. BRA 4. BSF SUB_1 Fetch 1 PORTA, BIT3 (Forced NOP) 5. Instruction @ address SUB_1 All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed. DS39960B-page 90 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 6.2.3 INSTRUCTIONS IN PROGRAM MEMORY The program memory is addressed in bytes. Instructions are stored as two or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSB = 0). To maintain alignment with instruction boundaries, the PC increments in steps of two and the LSB will always read `0' (see Section 6.1.2 "Program Counter"). Figure 6-5 shows an example of how instruction words are stored in the program memory. The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1> which accesses the desired byte address in program memory. Instruction #2 in Figure 6-5 shows how the instruction, GOTO 0006h, is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. For more details on the instruction set, see Section 29.0 "Instruction Set Summary". FIGURE 6-5: INSTRUCTIONS IN PROGRAM MEMORY LSB = 1 Program Memory Byte Locations LSB = 0 Word Address 000000h 000002h 000004h 000006h 000008h 00000Ah 00000Ch 00000Eh 000010h 000012h 000014h Instruction 1: Instruction 2: Instruction 3: MOVLW GOTO MOVFF 055h 0006h 123h, 456h 0Fh EFh F0h C1h F4h 55h 03h 00h 23h 56h 6.2.4 TWO-WORD INSTRUCTIONS The standard PIC18 instruction set has four, two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instructions always has `1111' as its four Most Significant bits. The other 12 bits are literal data, usually a data memory address. The use of `1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence, immediately after the first word, the data in the second word is accessed and used by the instruction sequence. If the first word is skipped, for some reason, and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 6-4 shows how this works. Note: For information on two-word instructions in the extended instruction set, see Section 6.5 "Program Memory and the Extended Instruction Set". EXAMPLE 6-4: CASE 1: Object Code TWO-WORD INSTRUCTIONS Source Code 0110 0110 0000 0000 1100 0001 0010 0011 1111 0100 0101 0110 0010 0100 0000 0000 CASE 2: Object Code TSTFSZ MOVFF ADDWF Source Code REG1 ; is RAM location 0? ; Execute this word as a NOP REG1, REG2 ; No, skip this word REG3 ; continue code 0110 0110 0000 0000 1100 0001 0010 0011 1111 0100 0101 0110 0010 0100 0000 0000 TSTFSZ MOVFF ADDWF REG1 ; is RAM location 0? ; 2nd word of instruction REG1, REG2 ; Yes, execute this word REG3 ; continue code 2010 Microchip Technology Inc. Preliminary DS39960B-page 91 PIC18F87K22 FAMILY 6.3 Note: Data Memory Organization The operation of some aspects of data memory are changed when the PIC18 extended instruction set is enabled. See Section 6.6 "Data Memory and the Extended Instruction Set" for more information. 6.3.1 BANK SELECT REGISTER The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4,096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each. PIC18FX6K22 and PIC18FX7K22 devices implement all 16 complete banks, for a total of 4 Kbytes. PIC18FX5K22 devices implement only the first eight complete banks, for a total of 2 Kbytes. Figure 6-6 and Figure 6-7 show the data memory organization for the devices. The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as `0's. The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this section. To ensure that commonly used registers (select SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to select SFRs and the lower portion of GPR Bank 0 without using the Bank Select Register. For details on the Access RAM, see Section 6.3.2 "Access Bank". Large areas of data memory require an efficient addressing scheme to make it possible for rapid access to any address. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an eight-bit, low-order address and a four-bit Bank Pointer. Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the four Most Significant bits of a location's address. The instruction itself includes the eight Least Significant bits. Only the four lower bits of the BSR are implemented (BSR<3:0>). The upper four bits are unused, always read as `0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction. The value of the BSR indicates the bank in data memory. The eight bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figure 6-7. Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an eight-bit address of F9h, while the BSR is 0Fh, will end up resetting the program counter. While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return `0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory map in Figure 6-6 indicates which banks are implemented. In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. When this instruction executes, it ignores the BSR completely. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers. DS39960B-page 92 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 6-6: BSR<3:0> 00h = 0000 Bank 0 FFh 00h Bank 1 FFh 00h Bank 2 FFh 00h Bank 3 FFh 00h Bank 4 FFh 00h Bank 5 FFh 00h Bank 6 FFh 00h Bank 7 FFh 00h Bank 8 FFh 00h Bank 9 FFh 00h Bank 10 Bank 11 FFh 00h FFh 00h FFh 00h FFh 00h Bank 14 FFh 00h Bank 15 FFh Note 1: 2: DATA MEMORY MAP FOR PIC18FX5K22 AND PIC18FX7K22 DEVICES Data Memory Map Access RAM GPR GPR 1FFh 200h GPR 2FFh 300h GPR 3FFh 400h 4FFh 500h GPR 5FFh 600h GPR 6FFh 700h GPR 7FFh 800h GPR(2) 8FFh 900h GPR(2) GPR(2) GPR(2) GPR(2) GPR(2) GPR(2) GPR(1,2) SFR 9FFh A00h AFFh B00h BFFh C00h CFFh D00h DFFh E00h EFFh F00h F5Fh F60h FFFh Access Bank 5Fh Access RAM High 60h (SFRs) FFh Access RAM Low 00h 000h 05Fh 060h 0FFh 100h When a = 0: The BSR is ignored and the Access Bank is used. The first 96 bytes are general purpose RAM (from Bank 0). The second 160 bytes are Special Function Registers (from Bank 15). When a = 1: The BSR specifies the bank used by the instruction. = 0001 = 0010 = 0011 = 0100 GPR = 0101 = 0110 = 0111 = 1000 = 1001 = 1010 = 1011 = 1100 Bank 12 = 1101 Bank 13 = 1110 = 1111 Addresses, F16h through F5Fh, are also used by SFRs, but are not part of the Access RAM. Users must always use the complete address, or load the proper BSR value, to access these registers. These addresses are unused for devices with 32 Kbytes of program memory (PIC18FX5K22). For those devices, read these addresses at 00h. 2010 Microchip Technology Inc. Preliminary DS39960B-page 93 PIC18F87K22 FAMILY FIGURE 6-7: 7 0 0 0 USE OF THE BANK SELECT REGISTER (DIRECT ADDRESSING) BSR(1) 0 0 0 1 0 0 000h 100h Bank 1 200h 300h Bank 2 Data Memory Bank 0 00h FFh 00h FFh 00h FFh 00h 7 1 1 From Opcode(2) 1 1 1 1 1 1 1 1 0 1 1 Bank Select(2) Bank 3 through Bank 13 E00h Bank 14 F00h FFFh Note 1: 2: Bank 15 FFh 00h FFh 00h FFh The Access RAM bit of the instruction can be used to force an override of the selected bank (BSR<3:0>) to the registers of the Access Bank. The MOVFF instruction embeds the entire 12-bit address in the instruction. 6.3.2 ACCESS BANK While the use of the BSR, with an embedded 8-bit address, allows users to address the entire range of data memory, it also means that the user must ensure that the correct bank is selected. If not, data may be read from, or written to, the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient. To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Bank 15. The lower half is known as the "Access RAM" and is composed of GPRs. The upper half is where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an eight-bit address (Figure 6-6). The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the `a' parameter in the instruction). When `a' is equal to `1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When `a' is `0', however, the instruction is forced to use the Access Bank address map. In that case, the current value of the BSR is ignored entirely. Using this "forced" addressing allows the instruction to operate on a data address in a single cycle without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables. The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 6.6.3 "Mapping the Access Bank in Indexed Literal Offset Mode". 6.3.3 GENERAL PURPOSE REGISTER FILE PIC18 devices may have banked memory in the GPR area. This is data RAM which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets. DS39960B-page 94 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 6.3.4 SPECIAL FUNCTION REGISTERS The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy all of Bank 15 (F00h to FFFh) and the top part of Bank 14 (EF4h to EFFh). A list of these registers is given in Table 6-1 and Table 6-2. The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and Interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of the peripheral features are described in the chapter for that peripheral. The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as `0's. TABLE 6-1: Addr. SPECIAL FUNCTION REGISTER MAP FOR PIC18F87K22 FAMILY Addr. Name TOSU TOSH TOSL STKPTR PCLATU PCLATH PCL TBLPTRU TBLPTRH TBLPTRL TABLAT PRODH PRODL INTCON INTCON2 INTCON3 INDF0(1) Name INDF2(1) Addr. Name ECCP1AS CCPR1H CCPR1L PIR5 PIE5 IPR4 PIR4 PIE4 CVRCON CMSTAT TMR3H TMR3L T3CON T3GCON SPBRG1 RCREG1 TXREG1 TXSTA1 RCSTA1 T1GCON IPR6 PSPCON PIR6 IPR3 PIR3 PIE3 IPR2 PIR2 PIE2 Addr. Name IPR1 PIR1 PIE1 Addr. Name EECON1 EECON2 TMR5H TMR5L T5CON T5GCON CCPR4H CCPR4L CCP4CON CCPR5H CCPR5L CCP5CON CCPR6H CCPR6L CCP6CON CCPR7H CCPR7L CCP7CON TMR4 PR4 T4CON SSP2BUF SSP2ADD SSP2STAT SSP2CON1 SSP2CON2 BAUDCON1 OSCCON2 EEADRH EEADR EEDATA PIE6 Addr. Name RTCCFG RTCCAL RTCVALH RTCVALL ALRMCFG ALRMRPT ALRMVALH ALRMVALL FFFh FFEh FFDh FFCh FFBh FFAh FF9h FF8h FF7h FF6h FF5h FF4h FF3h FF2h FF1h FF0h FEFh FDFh FBFh F9Fh F9Eh F9Dh F7Fh F7Eh F7Dh F5Fh F5Eh F5Dh F5Ch F5Bh F5Ah F59h F58h FDEh POSTINC2(1) FBEh ECCP1DEL FDDh POSTDEC2(1) FBDh FDCh PREINC2(1) FDBh PLUSW2(1) FDAh FD9h FD8h FD7h FD6h FD5h FD4h FD3h FD2h FD1h FD0h FCFh FSR2H FSR2L STATUS TMR0H TMR0L T0CON SPBRGH1 OSCCON IPR5 WDTCON RCON TMR1H TMR1L T1CON TMR2 PR2 T2CON SSP1BUF SSP1ADD FBCh FBAh FB9h FB8h FB7h FB6h FB5h FB4h FB3h FB2h FB1h FB0h FAFh FAEh FADh FACh FABh FAAh FA9h FA7h FA6h FA5h FA4h FA3h FA2h FA1h FA0h F9Ch PSTR1CON F7Ch F9Bh OSCTUNE F7Bh F9Ah F99h F98h F97h F96h F95h F94h F93h F92h F91h F90h F8Fh F8Eh F8Dh F8Ch F8Bh F8Ah F89h TRISJ(3) TRISH(3) TRISG TRISF TRISE TRISD TRISC TRISB TRISA LATJ(3) LATH(3) LATG LATF LATE LATD LATC LATB LATA F7Ah F79h F78h F77h F76h F75h F74h F73h F72h F71h F70h F6Fh F6Eh F6Dh F6Ch F6Bh F6Ah F69h F68h F67h F66h F65h F64h F63h F62h F61h F60h FBBh CCP1CON F57h CTMUCONH F56h CTMUCONL F55h CTMUICONH F54h F53h F52h F51h F50h F4Fh F4Eh F4Dh F4Ch F4Bh F4Ah F49h F48h F47h F46h F45h F44h CM1CON PADCFG1 ECCP2AS ECCP2DEL CCPR2H CCPR2L CCP2CON ECCP3AS ECCP3DEL CCPR3H CCPR3L CCP3CON CCPR8H CCPR8L CCP8CON CCPR9H(4) CCPR9L(4) FEEh POSTINC0(1) FCEh FEDh POSTDEC0(1) FCDh FECh PREINC0(1) FEBh PLUSW0(1) FEAh FE9h FE8h FE7h FSR0H FSR0L WREG INDF1(1) FCCh FCBh FCAh FC9h FC8h FA8h HLVDCON F88h PORTJ(3) F87h PORTH(3) F86h F85h F84h F83h F82h F81h F80h PORTG PORTF PORTE PORTD PORTC PORTB PORTA FC7h SSP1STAT FE6h POSTINC1(1) FC6h SSP1CON1 FE5h POSTDEC1(1) FC5h SSP1CON2 FE4h FE2h FE1h FE0h Note 1: 2: 3: 4: 5: PREINC1(1) FSR1H FSR1L BSR FC4h FC3h FC2h FC1h FC0h ADRESH ADRESL ADCON0 ADCON1 ADCON2 FE3h PLUSW1(1) F43h CCP9CON(4) F42h CCPR10H(4) F41h CCPR10L(4) F40h CCP10CON(4) This is not a physical register. Unimplemented registers are read as `0'. This register is not available on 64-pin devices (PIC18F6XK22). This register is not available on devices with a program memory of 32 Kbytes (PIC18FX5K22). Addresses, F16h through F5Fh, are also used by SFRs, but are not part of the Access RAM. To access these registers, users must always load the proper BSR value. 2010 Microchip Technology Inc. Preliminary DS39960B-page 95 PIC18F87K22 FAMILY TABLE 6-1: Addr. SPECIAL FUNCTION REGISTER MAP FOR PIC18F87K22 FAMILY (CONTINUED) Addr. Name TMR7H(4) TMR7L(4) T7CON(4) TMR6 PR6 T6CON TMR8 PR8 T8CON TMR10(4) PR10(4) T10CON(4) Name TMR12(4) PR12(4) CM2CON CM3CON Addr. Name ANCON0 ANCON1 ANCON2 RCSTA2 TXSTA2 Addr. Name PMD1 PMD2 PMD3 Addr. Name Addr. Name F3Fh F3Eh F3Dh F3Bh F3Ah F39H F38h F37h F36h F35h F34h F33h F32h F31h F2Fh F2Eh F25h F24h F23h F22h F21h F18h F17h F16h F30h T12CON(4) F3Ch T7GCON(4) F2Dh CCPTMRS0 F2Ch CCPTMRS1 F2Bh CCPTMRS2 F2Ah REFOCON F29H F28h F27h F26h ODCON1 ODCON2 ODCON3 MEMCON F20h BAUDCON2 F1Fh SPBRGH2 F1Eh F1Dh F1Ch SPBRG2 RCREG2 TXREG2 F1Bh PSTR2CON F1Ah PSTR3CON F19h PMD0 Note 1: 2: 3: 4: 5: This is not a physical register. Unimplemented registers are read as `0'. This register is not available on 64-pin devices (PIC18F6XK22). This register is not available on devices with a program memory of 32 Kbytes (PIC18FX5K22). Addresses, F16h through F5Fh, are also used by SFRs, but are not part of the Access RAM. To access these registers, users must always load the proper BSR value. TABLE 6-2: Address FFFh FFEh FFDh FFCh FFBh FFAh FF9h FF8h FF7h FF6h FF5h FF4h FF3h FF2h FF1h FF0h FEFh FEEh FEDh FECh FEBh FEAh FE9h FE8h FE7h Note 1: 2: 3: PIC18F87K22 FAMILY REGISTER FILE SUMMARY Bit 7 -- Bit 6 -- Bit 5 -- Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR, BOR ---0 0000 0000 0000 0000 0000 Return Stack Pointer Holding Register for PC<20:16> uu-0 0000 ---0 0000 0000 0000 0000 0000 bit 21 Program Memory Table Pointer Upper Byte (TBLPTR<20:16>) --00 0000 0000 0000 0000 0000 0000 0000 xxxx xxxx xxxx xxxx TMR0IE INTEDG1 INT3IE INT0IE INTEDG2 INT2IE RBIE INTEDG3 INT1IE TMR0IF TMR0IP INT3IF INT0IF INT3IP INT2IF RBIF RBIP INT1IF 0000 000x 1111 1111 1100 0000 ---- ------- ------- ------- ------- ------- xxxx xxxx xxxx xxxx xxxx ---- ---- File Name TOSU TOSH TOSL STKPTR PCLATU PCLATH PCL TBLPTRU TBLPTRH TBLPTRL TABLAT PRODH PRODL INTCON INTCON2 INTCON3 INDF0 POSTINC0 POSTDEC0 PREINC0 PLUSW0 FSR0H FSR0L WREG INDF1 Top-of-Stack Upper Byte (TOS<20:16>) Top-of-Stack High Byte (TOS<15:8>) Top-of-Stack Low Byte (TOS<7:0>) STKFUL -- STKUNF -- -- -- Holding Register for PC<15:8> PC Low Byte (PC<7:0>) -- -- Program Memory Table Pointer High Byte (TBLPTR<15:8>) Program Memory Table Pointer Low Byte (TBLPTR<7:0>) Program Memory Table Latch Product Register High Byte Product Register Low Byte GIE/GIEH RBPU INT2IP PEIE/GIEL INTEDG0 INT1IP Uses contents of FSR0 to address data memory - value of FSR0 not changed (not a physical register) Uses contents of FSR0 to address data memory - value of FSR0 post-incremented (not a physical register) Uses contents of FSR0 to address data memory - value of FSR0 post-decremented (not a physical register) Uses contents of FSR0 to address data memory - value of FSR0 pre-incremented (not a physical register) Uses contents of FSR0 to address data memory - value of FSR0 pre-incremented (not a physical register) - value of FSR0 offset by W -- Working Register Uses contents of FSR1 to address data memory - value of FSR1 not changed (not a physical register) -- -- -- Indirect Data Memory Address Pointer 0 High Indirect Data Memory Address Pointer 0 Low Byte The bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented. Unimplemented on 64-pin devices (PIC18F6XK22). Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). DS39960B-page 96 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 6-2: Address FE6h FE5h FE4h FE3h FE2h FE1h FE0h FDFh FDEh FDDh FDCh FDBh FDAh FD9h FD8h FD7h FD6h FD5h FD4h FD3h FD2h FD1h FD0h FCFh FCEh FCDh FCCh FCBh FCAh FC9h FC8h FC7h FC6h FC5h FC4h FC3h FC2h FC1h FC0h FBFh FBEh FBDh FBCh FBBh FBAh FB9h FB8h FB7h Note 1: 2: 3: PIC18F87K22 FAMILY REGISTER FILE SUMMARY (CONTINUED) Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR, BOR ---- ------- ------- ------- ------- xxxx xxxx xxxx Bank Select Register ---- 0000 ---- ------- ------- ------- ------- ------- xxxx xxxx xxxx OV Z DC C ---x xxxx 0000 0000 xxxx xxxx T0CS IRCF1 TMR10IP(3) ULPLVL CM T0SE IRCF0 TMR8IP SRETEN RI PSA OSTS TMR7IP(3) -- TO TOPS2 HFIOFS TMR6IP ULPEN PD TOPS1 SCS1 TMR5IP ULPSINK POR TOPS0 SCS0 TMR4IP SWDTEN BOR 1111 1111 0000 0000 0110 q000 1000 0000 0-x0 -000 0111 11qq xxxx xxxx xxxx xxxx T1CKPS1 T1CKPS0 SOSCEN T1SYNC RD16 TMR1ON 0000 0000 0000 0000 1111 1111 T2OUTPS2 T2OUTPS1 T2OUTPS0 TMR2ON T2CKPS1 T2CKPS0 -000 0000 xxxx xxxx 0000 0000 BF SSPM0 SEN 0000 0000 0000 0000 0000 0000 xxxx xxxx xxxx xxxx CHS3 VCFG1 ACQT2 P1DC5 CHS2 VCFG0 ACQT1 ECCP1AS0 P1DC4 CHS1 VNCFG ACQT0 PSS1AC1 P1DC3 CHS0 CHSN2 ADCS2 PSS1AC0 P1DC2 GO/DONE CHSN1 ADCS1 PSS1BD1 P1DC1 ADON CHSN0 ADCS0 PSS1BD0 P1DC0 -000 0000 0000 0000 0-00 0000 0000 0000 0000 0000 xxxx xxxx xxxx xxxx DC1B0 TMR8IF TMR8IE CCP7IP CCP7IF CCP1M3 TMR7IF(3) TMR7IE(3) CCP6IP CCP6IF CCP1M2 TMR6IF TMR6IE CCP5IP CCP5IF CCP1M1 TMR5IF TMR5IE CCP4IP CCP4IF CCP1M0 TMR4IF TMR4IE CCP3IP CCP3IF 0000 0000 0000 0000 1000 0000 1111 1111 0000 0000 File Name POSTINC1 POSTDEC1 PREINC1 PLUSW1 FSR1H FSR1L BSR INDF2 POSTINC2 POSTDEC2 PREINC2 PLUSW2 FSR2H FSR2L STATUS TMR0H TMR0L T0CON SPBRGH1 OSCCON IPR5 WDTCON RCON TMR1H TMR1L T1CON TMR2 PR2 T2CON SSP1BUF SSP1ADD SSP1STAT SSP1CON1 SSP1CON2 ADRESH ADRESL ADCON0 ADCON1 ADCON2 ECCP1AS ECCP1DEL CCPR1H CCPR1L CCP1CON PIR5 PIE5 IPR4 PIR4 Uses contents of FSR1 to address data memory - value of FSR1 post-incremented (not a physical register) Uses contents of FSR1 to address data memory - value of FSR1 post-decremented (not a physical register) Uses contents of FSR1 to address data memory - value of FSR1 pre-incremented (not a physical register) Uses contents of FSR1 to address data memory - value of FSR1 pre-incremented (not a physical register) - value of FSR1 offset by W -- -- -- -- -- -- -- -- Indirect Data Memory Address Pointer 1 High Indirect Data Memory Address Pointer 1 Low Byte Uses contents of FSR2 to address data memory - value of FSR2 not changed (not a physical register) Uses contents of FSR2 to address data memory - value of FSR2 post-incremented (not a physical register) Uses contents of FSR2 to address data memory - value of FSR2 post-decremented (not a physical register) Uses contents of FSR2 to address data memory - value of FSR2 pre-incremented (not a physical register) Uses contents of FSR2 to address data memory - value of FSR2 pre-incremented (not a physical register) - value of FSR2 offset by W -- -- -- -- -- -- -- N Indirect Data Memory Address Pointer 2 High Indirect Data Memory Address Pointer 2 Low Byte Timer0 Register High Byte Timer0 Register Low Byte TMR0ON IDLEN TMR7GIP(3) REGSLP IPEN T08BIT IRCF2 TMR12IP(3) -- SBOREN USART1 Baud Rate Generator High Byte Timer1 Register High Byte Timer1 Register Low Byte TMR1CS1 Timer2 Register Timer2 Period Register -- T2OUTPS3 MSSP Receive Buffer/Transmit Register MSSP Address Register in I2CTM Slave Mode. SSP1 Baud Rate Reload Register in I2C Master Mode. SMP WCOL GCEN CKE SSPOV ACKSTAT D/A SSPEN ACKDT P CKP ACKEN S SSPM3 RCEN R/W SSPM2 PEN UA SSPM1 RSEN TMR1CS0 A/D Result Register High Byte A/D Result Register Low Byte -- TRIGSEL1 ADFM ECCP1ASE P1RSEN CHS4 TRIGSEL0 -- P1DC6 ECCP1AS2 ECCP1AS1 Capture/Compare/PWM Register1 High Byte Capture/Compare/PWM Register1 Low Byte P1M1 TMR7GIF(3) TMR7GIE(3) CCP10IP(3) CCP10IF(3) P1M0 TMR12IF(3) TMR12IE(3) CCP9IP(3) CCP9IF(3) DC1B1 TMR10IF(3) TMR10IE CCP8IP CCP8IF The bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented. Unimplemented on 64-pin devices (PIC18F6XK22). Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). 2010 Microchip Technology Inc. Preliminary DS39960B-page 97 PIC18F87K22 FAMILY TABLE 6-2: Address FB6h FB5h FB4h FB3h FB2h FB1h FB0h FAFh FAEh FADh FACh FABh FAAh FA9h FA8h FA7h FA6h FA5h FA4h FA3h FA2h FA1h FA0h F9Fh F9Eh F9Dh F9Ch F9Bh F9Ah F99h F98h F97h F96h F95h F94h F93h F92h F91h F90h F8Fh F8Eh F8Dh F8Ch F8Bh F8Ah F89h F88h F87h Note 1: 2: 3: PIC18F87K22 FAMILY REGISTER FILE SUMMARY (CONTINUED) Bit 7 CCP10IE(3) CVREN CMP3OUT Bit 6 CCP9IE(3) CVROE CMP2OUT Bit 5 CCP8IE CVRSS CMP1OUT Bit 4 CCP7IE CVR4 -- Bit 3 CCP6IE CVR3 -- Bit 2 CCP5IE CVR2 -- Bit 1 CCP4IE CVR1 -- Bit 0 CCP3IE CVR0 -- Value on POR, BOR 0000 0000 0000 0000 xxx- ---xxxx xxxx xxxx xxxx T3CKPS1 T3GTM T3CKPS0 T3GSPM SOSCEN T3GGO/ T3DONE T3SYNC T3GVAL RD16 T3GSS1 TMR3ON T3GSS0 0000 0000 0000 0x00 0000 0000 0000 0000 xxxx xxxx TXEN SREN T1GTM -- IRVST IBOV -- RC2IP RC2IF RC2IE SSP2IP SSP2IF SSP2IE RC1IP RC1IF RC1IE -- TUN5 TRISJ5 TRISH5 -- TRISF5 TRISE5 TRISD5 TRISC5 TRISB5 TRISA5 LATJ5 LATH5 -- LATF5 LATE5 LATD5 LATC5 LATB5 LATA5 RJ5 RH5 SYNC CREN T1GSPM EEIP HLVDEN PSPMODE EEIF TX2IP TX2IF TX2IE BCL2IP BCL2IF BCL2IE TX1IP TX1IF TX1IE STRSYNC TUN4 TRISJ4 TRISH4 TRISG4 TRISF4 TRISE4 TRISD4 TRISC4 TRISB4 TRISA4 LATJ4 LATH4 LATG4 LATF4 LATE4 LATD4 LATC4 LATB4 LATA4 RJ4 RH4 SENDB ADDEN T1GGO/ T1DONE -- HLVDL3 -- -- CTMUIP CTMUIF CTMUIE BCL1IP BCL1IF BCL1IE SSP1IP SSP1IF SSP1IE STRD TUN3 TRISJ3 TRISH3 TRISG3 TRISF3 TRISE3 TRISD3 TRISC3 TRISB3 TRISA3 LATJ3 LATH3 LATG3 LATF3 LATE3 LATD3 LATC3 LATB3 LATA3 RJ3 RH3 BRGH FERR T1GVAL CMP3IP HLVDL2 -- CMP3IF CCP2IP CCP2IF CCP2IE HLVDIP HLVDIF HLVDIE TMR1GIP TMR1GIF TMR1GIE STRC TUN2 TRISJ2 TRISH2 TRISG2 TRISF2 TRISE2 TRISD2 TRISC2 TRISB2 TRISA2 LATJ2 LATH2 LATG2 LATF2 LATE2 LATD2 LATC2 LATB2 LATA2 RJ2 RH2 TRMT OERR T1GSS1 CMP2IP HLVDL1 -- CMP2IF CCP1IP CCP1IF CCP1IE TMR3IP TMR3IF TMR3IE TMR2IP TMR2IF TMR2IE STRB TUN1 TRISJ1 TRISH1 TRISG1 TRISF1 TRISE1 TRISD1 TRISC1 TRISB1 TRISA1 LATJ1 LATH1 LATG1 LATF1 LATE1 LATD1 LATC1 LATB1 LATA1 RJ1 RH1 TX9D RX9D T1GSS0 CMP1IP HLVDL0 -- CMP1IF RTCCIP RTCCIF RTCCIE TMR3GIP TMR3GIF TMR3GIE TMR1IP TMR1IF TMR1IE STRA TUN0 TRISJ0 TRISH0 TRISG0 -- -- TRISD0 TRISC0 TRISB0 TRISA0 LATJ0 LATH0 LATG0 -- LATE0 LATD0 LATC0 LATB0 LATA0 RJ0 RH0 0000 0010 0000 000x 0000 0x00 ---0 -000 0000 0000 0000 ------0 -000 1-11 1111 0-00 0000 0-00 0000 1-11 1110 0-10 0000 0-10 0000 1111 1111 0000 0000 0000 0000 00-0 0001 0000 0000 1111 1111 1111 1111 ---1 1111 1111 1111111 1111111 1111 1111 1111 1111 1111 1111 1111 xxxx xxxx xxxx xxxx ---x xxxx xxxx xxxxxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx File Name PIE4 CVRCON CMSTAT TMR3H TMR3L T3CON T3GCON SPBRG1 RCREG1 TXREG1 TXSTA1 RCSTA1 T1GCON IPR6 HLVDCON PSPCON PIR6 IPR3 PIR3 PIE3 IPR2 PIR2 PIE2 IPR1 PIR1 PIE1 PSTR1CON OSCTUNE TRISJ(2) TRISH(2) TRISG TRISF TRISE TRISD TRISC TRISB TRISA LATJ(2) LATH(2) LATG LATF LATE LATD LATC LATB LATA PORTJ(2) PORTH(2) Timer3 Register High Byte Timer3 Register Low Byte TMR3CS1 TMR3GE TMR3CS0 T3GPOL USART1 Baud Rate Generator USART1 Receive Register USART1 Transmit Register CSRC SPEN TMR1GE -- VDIRMAG IBF -- TMR5GIP TMR5GiF TMR5GIE OSCFIP OSCFIF OSCFIE PSPIP PSPIF PSPIE CMPL1 INTSRC TRISJ7 TRISH7 -- TRISF7 TRISE7 TRISD7 TRISC7 TRISB7 TRISA7 LATJ7 LATH7 -- LATF7 LATE7 LATD7 LATC7 LATB7 LATA7 RJ7 RH7 TX9 RX9 T1GPOL -- BGVST OBF -- -- -- -- -- -- -- ADIP ADIF ADIE CMPL0 PLLEN TRISJ6 TRISH6 -- TRISF6 TRISE6 TRISD6 TRISC6 TRISB6 TRISA6 LATJ6 LATH6 -- LATF6 LATE6 LATD6 LATC6 LATB6 LATA6 RJ6 RH6 The bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented. Unimplemented on 64-pin devices (PIC18F6XK22). Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). DS39960B-page 98 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 6-2: Address F86h F85h F84h F83h F82h F81h F80h F7Fh F7Eh F7Dh F7Ch F7Bh F7Ah F79h F78h F77h F76h F75h F74h F73h F72h F71h F70h F6Fh F6Eh F6Dh F6Ch F6Bh F6Ah F69h F68h F67h F66h F65h F64h F63h F62h F61h F60h F5Fh F5Eh F5Dh Note 1: 2: 3: PIC18F87K22 FAMILY REGISTER FILE SUMMARY (CONTINUED) Bit 7 -- RF7 RE7 RD7 RC7 RB7 RA7 EEPGD Bit 6 -- RF6 RE6 RD6 RC6 RB6 RA6 CFGS Bit 5 RG5 RF5 RE5 RD5 RC5 RB5 RA5 -- Bit 4 RG4 RF4 RE4 RD4 RC4 RB4 RA4 FREE Bit 3 RG3 RF3 RE3 RD3 RC3 RB3 RA3 WRERR Bit 2 RG2 RF2 RE2 RD2 RC2 RB2 RA2 WREN Bit 1 RG1 RF1 RE1 RD1 RC1 RB1 RA1 WR Bit 0 RG0 -- RE0 RD0 RC0 RB0 RA0 RD Value on POR, BOR --xx xxxx xxxx xxxxxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xx-0 x000 ---- ---xxxx xxxx xxxx xxxx T5CKPS1 T5GTM T5CKPS0 T5GSPM SOSCEN T5GGO/ T5DONE T5SYNC T5GVAL RD16 T5GSS1 TMR5ON T5GSS0 0000 0000 0000 0x00 xxxx xxxx xxxx xxxx DC4B0 CCP4M3 CCP4M2 CCP4M1 CCP4M0 --00 0000 xxxx xxxx xxxx xxxx DC5B0 CCP5M3 CCP5M2 CCP5M1 CCP5M0 --00 0000 xxxx xxxx xxxx xxxx DC6B0 CCP6M3 CCP6M2 CCP6M1 CCP6M0 --00 0000 xxxx xxxx xxxx xxxx DC7B0 CCP7M3 CCP7M2 CCP7M1 CCP7M0 --00 0000 xxxx xxxx 1111 1111 T4OUTPS2 T4OUTPS1 T4OUTPS0 TMR4ON T4CKPS1 T4CKPS0 -111 1111 xxxx xxxx 0000 0000 BF SSPM0 SEN ABDEN MFIOSEL 0000 0000 0000 0000 0100 0000 0100 0-00 -0-- 0-x0 0000 0000 0000 0000 0000 0000 -- RTCWREN CAL5 EEIE RTCSYNC CAL4 -- HALFSEC CAL3 CMP3IE RTCOE CAL2 CMP2IE RTCPTR1 CAL1 CMP1IE RTCPTR0 CAL0 ---0 -000 0000 0000 xxxx xxxx xxxx xxxx File Name PORTG PORTF PORTE PORTD PORTC PORTB PORTA EECON1 EECON2 TMR5H TMR5L T5CON T5GCON CCPR4H CCPR4L CCP4CON CCPR5H CCPR5L CCP5CON CCPR6H CCPR6L CCP6CON CCPR7H CCPR7L CCP7CON TMR4 PR4 T4CON SSP2BUF SSP2ADD SSP2STAT SSP2CON1 SSP2CON2 BAUDCON1 OSCCON2 EEADRH EEADR EEDATA PIE6 RTCCFG RTCCAL RTCVALH EEPROM Control Register 2 (not a physical register) Timer5 Register High Byte Timer5 Register Low Byte TMR5CS1 TMR5GE TMR5CS0 T5GPOL Capture/Compare/PWM Register 4 High Byte Capture/Compare/PWM Register 4 Low Byte -- -- DC4B1 Capture/Compare/PWM Register 5 High Byte Capture/Compare/PWM Register 5 Low Byte -- -- DC5B1 Capture/Compare/PWM Register 6 High Byte Capture/Compare/PWM Register 6 Low Byte -- -- DC6B1 Capture/Compare/PWM Register 7 High Byte Capture/Compare/PWM Register 7 Low Byte -- Timer4 Register Timer4 Period Register -- T4OUTPS3 MSSP Receive Buffer/Transmit Register MSSP Address Register in I2CTM Slave Mode. MSSP1 Baud Rate Reload Register in I2C Master Mode. SMP WCOL GCEN ABDOVF -- CKE SSPOV ACKSTAT RCIDL SOSCRUN D/A SSPEN ACKDT RXDTP -- P CKP ACKEN TXCKP -- S SSPM3 RCEN BRG16 SOSCGO R/W SSPM2 PEN -- -- UA SSPM1 RSEN WUE MFIOFS -- DC7B1 EEPROM Address Register High Byte EEPROM Address Register Low Byte EEPROM Data Register -- RTCEN CAL7 -- -- CAL6 RTCC Value High Register Window Based on RTCPTR<1:0> The bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented. Unimplemented on 64-pin devices (PIC18F6XK22). Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). 2010 Microchip Technology Inc. Preliminary DS39960B-page 99 PIC18F87K22 FAMILY TABLE 6-2: Address F5Ch F5Bh F5Ah F59h F58h F57h F56h F55h F54h F53h F52h F51h F50h F4Fh F4Eh F4Dh F4Ch F4Bh F4Ah F49h F48h F47h F46h F45h F44h F43h F42h F41h F40h F3Fh F3Eh F3Dh F3Ch F3Bh F3Ah F39h F38h F37h F36h F35h F34h F33h F32h F31h F30h F2Fh F2Eh F2Dh Note 1: 2: 3: PIC18F87K22 FAMILY REGISTER FILE SUMMARY (CONTINUED) Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR, BOR 0000 0000 AMASK0 ARPT2 ALRMPTR1 ARPT1 ALRMPTR0 ARPT0 0000 0000 0000 0000 xxxx xxxx 0000 0000 EDGEN EDG1SEL1 ITRIM1 EVPOL0 -- PSS2AC1 P2DC3 EDGSEQEN EDG1SEL0 ITRIM0 CREF PSS2AC0 P2DC2 IDISSEN EDG2STAT IRNG1 CCH1 PSS2BD1 P2DC1 CTTRIG EDG1STAT IRNG0 CCH0 -- PSS2BD0 P2DC0 0-00 0000 0000 0000 0000 0000 0000 0000 000- -000000 0000 0000 0000 xxxx xxxx xxxx xxxx DC2B0 ECCP3AS0 P3DC4 CCP2M3 PSS3AC1 P3DC3 CCP2M2 PSS3AC0 P3DC2 CCP2M1 PSS3BD1 P3DC1 CCP2M0 PSS3BD0 P3DC0 0000 0000 0000 0000 0000 0000 xxxx xxxx xxxx xxxx DC3B0 CCP3M3 CCP3M2 CCP3M1 CCP3M0 0000 0000 xxxx xxxx xxxx xxxx DC8B0 CCP8M3 CCP8M2 CCP8M1 CCP8M0 --00 0000 xxxx xxxx xxxx xxxx DC9B0 CCP9M3 CCP9M2 CCP9M1 CCP9M0 --00 0000 xxxx xxxx xxxx xxxx CCP10M3 CCP10M2 CCP10M1 CCP10M0 --00 0000 xxxx xxxx 0000 0000 T7CKPS1 T7GTM T7CKPS0 T7GSPM SOSCEN T7GGO/ T7DONE T7SYNC T7GVAL RD16 T7GSS1 TMR7ON T7GSS0 0000 0000 0000 0000 0000 0000 1111 1111 T6OUTPS2 T6OUTPS1 T6OUTPS0 TMR6ON T6CKPS1 T6CKPS0 -000 0000 0000 0000 1111 1111 T8OUTPS2 T8OUTPS1 T8OUTPS0 TMR8ON T8CKPS1 T8CKPS0 -000 0000 0000 0000 1111 1111 TMR10ON T10CKPS1 T10CKPS0 -000 0000 0000 0000 1111 1111 TMR12ON CREF CREF C1TSEL2 T12CKPS1 CCH1 CCH1 C1TSEL1 T12CKPS0 CCH0 CCH0 C1TSEL0 -000 0000 0001 1111 0001 1111 0000 0000 CPOL CPOL C2TSEL2 EVPOL1 EVPOL1 C2TSEL1 EVPOL0 EVPOL0 C2TSEL0 File Name RTCVALL ALRMCFG ALRMRPT ALRMVALH ALRMVALL CTMUCONH CTMUCONL CTMUICONH CM1CON PADCFG1 ECCP2AS ECCP2DEL CCPR2H CCPR2L CCP2CON ECCP3AS ECCP3DEL CCPR3H CCPR3L CCP3CON CCPR8H CCPR8L CCP8CON CCPR9H(3) CCPR9L(3) CCP9CON(3) CCPR10H(3) CCPR10L(3) CCP10CON(3) TMR7H(3) TMR7L(3) T7CON (3) RTCC Value Low Register Window Based on RTCPTR<1:0> ALRMEN ARPT7 CHIME ARPT6 AMASK3 ARPT5 AMASK2 ARPT4 AMASK1 ARPT3 Alarm Value High Register Window Based on APTR<1:0> Alarm Value Low Register Window Based on APTR<1:0> CTMUEN EDG2POL ITRIM5 CON RDPU ECCP2ASE P2RSEN -- EDG2SEL1 ITRIM4 COE REPU P2DC6 CTMUSIDL EDG2SEL0 ITRIM3 CPOL RJPU(2) P2DC5 TGEN EDG1POL ITRIM2 EVPOL1 -- ECCP2AS0 P2DC4 RTSECSEL1 RTSECSEL0 ECCP2AS2 ECCP2AS1 Capture/Compare/PWM Register 2 High Byte Capture/Compare/PWM Register 2 Low Byte P2M1 ECCP3ASE P3RSEN P2M0 P3DC6 DC2B1 P3DC5 ECCP3AS2 ECCP3AS1 Capture/Compare/PWM Register 3 High Byte Capture/Compare/PWM Register 3 Low Byte P3M1 P3M0 DC3B1 Capture/Compare/PWM Register 8 High Byte Capture/Compare/PWM Register 8 Low Byte -- -- DC8B1 Capture/Compare/PWM Register 9 High Byte Capture/Compare/PWM Register 9 Low Byte -- -- DC9B1 Capture/Compare/PWM Register 10 High Byte Capture/Compare/PWM Register 10 Low Byte -- -- DC10B1 DC10B0 Timer7 Register High Byte Timer7 Register Low Byte TMR7CS1 TMR7GE Timer6 Register Timer6 Period Register -- T6OUTPS3 Timer8 Register Timer8 Period Register -- T8OUTPS3 TMR10 Register Timer10 Period Register -- T10OUTPS3 T10OUTPS2 T10OUTPS1 T10OUTPS0 TMR12 Register Timer12 Period Register -- CON CON C3TSEL1 T12OUTPS3 T12OUTPS2 T12OUTPS1 T12OUTPS0 COE COE C3TSEL0 TMR7CS0 T7GPOL T7GCON(3) TMR6 PR6 T6CON TMR8 PR8 T8CON TMR1(3)0 PR10(3) T10CON(3) TMR12(3) PR12(3) T12CON(3) CM2CON CM3CON CCPTMRS0 The bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented. Unimplemented on 64-pin devices (PIC18F6XK22). Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). DS39960B-page 100 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 6-2: Address F2Ch F2Bh F2Ah F29h F28h F27h F26h F25h F24h F23h F22h F21h F20h F1Fh F1Eh F1Dh F1Ch F1Bh F1Ah F19h F18h F17h F16h Note 1: 2: 3: PIC18F87K22 FAMILY REGISTER FILE SUMMARY (CONTINUED) Bit 7 C7TSEL1 -- ROON SSP1OD U2OD EBDIS ANSEL7 ANSEL15 ANSEL23 SPEN CSRC ABDOVF Bit 6 C7TSEL0 -- -- CCP2OD U1OD -- ANSEL6 ANSEL14 ANSEL22 RX9 TX9 RCIDL Bit 5 -- -- ROSSLP CCP1OD CCP8OD -- WAIT1 ANSEL5 ANSEL13 ANSEL21 SREN TXEN RXDTP Bit 4 C6TSEL0 C10TSEL0(3) ROSEL -- CCP7OD -- WAIT0 ANSEL4 ANSEL12 ANSEL20 CREN SYNC TXCKP Bit 3 -- -- RODIV3 -- CCP6OD -- -- ANSEL3 ANSEL11 ANSEL19 ADDEN SENDB BRG16 Bit 2 C5TSEL0 C9TSEL0(3) RODIV2 -- CCP5OD -- -- ANSEL2 ANSEL10 ANSEL18 FERR BRGH -- Bit 1 C4TSEL1 C8TSEL1 RODIV1 -- CCP4OD -- WM1 ANSEL1 ANSEL9 ANSEL17 OERR TRMT WUE Bit 0 C4TSEL0 C8TSEL0 RODIV0 SSP2OD CCP3OD CTMUDS WM0 ANSEL0 ANSEL8 ANSEL16 RX9D TX9D ABDEN Value on POR, BOR 00-0 -000 ---0 -000 0-00 0000 000- ---0 0000 0000 00-- ---0 0-00 --00 1111 1111 1111 1111 1111 1111 0000 000x 0000 0010 0100 0-00 0000 0000 0000 0000 0000 0000 xxxx xxxx -- -- CCP1MD RTCCMD TMR7MD(3) CCP8MD STRSYNC STRSYNC UART2MD TMR4MD TMR6MD CCP7MD STRD STRD UART1MD TMR3MD TMR5MD CCP6MD STRC STRC SSP2MD TMR2MD CMP3MD CCP5MD STRB STRB SSP1MD TMR1MD CMP2MD CCP4MD STRA STRA ADCMD EMBMD CMP1MD 00-0 0001 00-0 0001 0000 0000 0000 0000 0000 0000 File Name CCPTMRS1 CCPTMRS2 REFOCON ODCON1 ODCON2 ODCON3 MEMCON ANCON0 ANCON1 ANCON2 RCSTA2 TXSTA2 BAUDCON2 SPBRGH2 SPBRG2 RCREG2 TXREG2 PSTR2CON PSTR3CON PMD0 PMD1 PMD2 PMD3 CCP10OD(3) CCP9OD(3) USART2 Baud Rate Generator High Byte USART2 Baud Rate Generator Receive Data FIFO Transmit Data FIFO CMPL1 CMPL1 CCP3MD PSPMD TMR10MD(3) CMPL0 CMPL0 CCP2MD CTMUMD TMR8MD CCP10MD(3) CCP9MD(3) TMR12MD(3) 0000 0000 The bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented. Unimplemented on 64-pin devices (PIC18F6XK22). Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). 2010 Microchip Technology Inc. Preliminary DS39960B-page 101 PIC18F87K22 FAMILY 6.3.5 STATUS REGISTER The STATUS register, shown in Register 6-2, contains the arithmetic status of the ALU. The STATUS register can be the operand for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the write to these five bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended. For example, CLRF STATUS will set the Z bit but leave the other bits unchanged. The STATUS register then reads back as `000u u1uu'. It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions be used to alter the STATUS register because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register. For other instructions not affecting any Status bits, see the instruction set summaries in Table 29-2 and Table 29-3. Note: The C and DC bits operate, in subtraction, as borrow and digit borrow bits, respectively. REGISTER 6-2: U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7-5 bit 4 STATUS REGISTER U-0 -- U-0 -- R/W-x N R/W-x OV R/W-x Z R/W-x DC(1) R/W-x C(2) bit 0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown Unimplemented: Read as `0' N: Negative bit This bit is used for signed arithmetic (2's complement). It indicates whether the result was negative (ALU MSB = 1). 1 = Result was negative 0 = Result was positive OV: Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the seven-bit magnitude which causes the sign bit (bit 7) to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred Z: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero DC: Digit Carry/Borrow bit(1) For ADDWF, ADDLW, SUBLW and SUBWF instructions: 1 = A carry-out from the 4th low-order bit of the result occurred 0 = No carry-out from the 4th low-order bit of the result C: Carry/Borrow bit(2) For ADDWF, ADDLW, SUBLW and SUBWF instructions: 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred For borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either bit 4 or bit 3 of the source register. For borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low-order bit of the source register. bit 3 bit 2 bit 1 bit 0 Note 1: 2: DS39960B-page 102 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 6.4 Note: Data Addressing Modes The execution of some instructions in the core PIC18 instruction set are changed when the PIC18 extended instruction set is enabled. For more information, see Section 6.6 "Data Memory and the Extended Instruction Set". of data RAM (see Section 6.3.3 "General Purpose Register File") or a location in the Access Bank (see Section 6.3.2 "Access Bank"). The Access RAM bit, `a', determines how the address is interpreted. When `a' is `1', the contents of the BSR (Section 6.3.1 "Bank Select Register") are used with the address to determine the complete 12-bit address of the register. When `a' is `0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode. A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely. The destination of the operation's results is determined by the destination bit, `d'. When `d' is `1', the results are stored back in the source register, overwriting its original contents. When `d' is `0', the results are stored in the W register. Instructions without the `d' argument have a destination that is implicit in the instruction, either the target register being operated on or the W register. While the program memory can be addressed in only one way, through the program counter, information in the data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled. The addressing modes are: * * * * Inherent Literal Direct Indirect An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST Configuration bit = 1). For details on this mode's operation, see Section 6.6.1 "Indexed Addressing with Literal Offset". 6.4.3 INDIRECT ADDRESSING 6.4.1 INHERENT AND LITERAL ADDRESSING Many PIC18 control instructions do not need any argument at all. They either perform an operation that globally affects the device or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples of this mode include SLEEP, RESET and DAW. Other instructions work in a similar way, but require an additional explicit argument in the opcode. This method is known as the Literal Addressing mode because the instructions require some literal value as an argument. Examples of this include ADDLW and MOVLW which, respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address. Indirect Addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special Function Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures such as tables and arrays in data memory. The registers for Indirect Addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code using loops, such as the example of clearing an entire RAM bank in Example 6-5. It also enables users to perform Indexed Addressing and other Stack Pointer operations for program memory in data memory. 6.4.2 DIRECT ADDRESSING EXAMPLE 6-5: Direct Addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction. In the core PIC18 instruction set, bit-oriented and byte-oriented instructions use some version of Direct Addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies the instruction's data source as either a register address in one of the banks HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING FSR0, 100h ; POSTINC0 ; Clear INDF ; register then ; inc pointer FSR0H, 1 ; All done with ; Bank1? NEXT ; NO, clear next ; YES, continue NEXT LFSR CLRF BTFSS BRA CONTINUE 2010 Microchip Technology Inc. Preliminary DS39960B-page 103 PIC18F87K22 FAMILY 6.4.3.1 FSR Registers and the INDF Operand At the core of Indirect Addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers: FSRnH and FSRnL. The four upper bits of the FSRnH register are not used, so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations. Indirect Addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers. The operands are mapped in the SFR space, but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer. Because Indirect Addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address. FIGURE 6-8: INDIRECT ADDRESSING 000h Bank 0 100h Bank 1 200h Bank 2 Using an instruction with one of the Indirect Addressing registers as the operand.... ADDWF, INDF1, 1 ...uses the 12-bit address stored in the FSR pair associated with that register.... FSR1H:FSR1L 7 0 7 0 300h xxxx1111 11001100 Bank 3 through Bank 13 ...to determine the data memory location to be used in that operation. In this case, the FSR1 pair contains FCCh. This means the contents of location FCCh will be added to that of the W register and stored back in FCCh. E00h Bank 14 F00h FFFh Bank 15 Data Memory DS39960B-page 104 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 6.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW 6.4.3.3 Operations by FSRs on FSRs In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on its stored value. These operands are: * POSTDEC - Accesses the FSR value, then automatically decrements it by `1' afterwards * POSTINC - Accesses the FSR value, then automatically increments it by `1' afterwards * PREINC - Increments the FSR value by `1', then uses it in the operation * PLUSW - Adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value, offset by the value in the W register, with neither value actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers. Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair. Rollovers of the FSRnL register, from FFh to 00h, carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (for example, Z, N and OV bits). The PLUSW register can be used to implement a form of Indexed Addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory. Indirect Addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that the FSR0H:FSR0L registers contain FE7h, the address of INDF1. Attempts to read the value of the INDF1, using INDF0 as an operand, will return 00h. Attempts to write to INDF1, using INDF0 as the operand, will result in a NOP. On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair, but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L. Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, however, particularly if their code uses Indirect Addressing. Similarly, operations by Indirect Addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution, so that they do not inadvertently change settings that might affect the operation of the device. 6.5 Program Memory and the Extended Instruction Set The operation of program memory is unaffected by the use of the extended instruction set. Enabling the extended instruction set adds five additional two-word commands to the existing PIC18 instruction set: ADDFSR, CALLW, MOVSF, MOVSS and SUBFSR. These instructions are executed as described in Section 6.2.4 "Two-Word Instructions". 2010 Microchip Technology Inc. Preliminary DS39960B-page 105 PIC18F87K22 FAMILY 6.6 Data Memory and the Extended Instruction Set 6.6.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE Any of the core PIC18 instructions that can use Direct Addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected. Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit = 1), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled is shown in Figure 6-9. Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in Section 29.2.1 "Extended Instruction Syntax". Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Using the Access Bank for many of the core PIC18 instructions introduces a new addressing mode for the data memory space. This mode also alters the behavior of Indirect Addressing using FSR2 and its associated operands. What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode. Inherent and literal instructions do not change at all. Indirect Addressing with FSR0 and FSR1 also remains unchanged. 6.6.1 INDEXED ADDRESSING WITH LITERAL OFFSET Enabling the PIC18 extended instruction set changes the behavior of Indirect Addressing using the FSR2 register pair and its associated file operands. Under the proper conditions, instructions that use the Access Bank - that is, most bit-oriented and byte-oriented instructions - can invoke a form of Indexed Addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset or the Indexed Literal Offset mode. When using the extended instruction set, this addressing mode requires the following: * Use of the Access Bank (`a' = 0) * A file address argument that is less than or equal to 5Fh Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in Direct Addressing) or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation. DS39960B-page 106 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 6-9: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED) EXAMPLE INSTRUCTION: ADDWF, f, d, a (Opcode: 0010 01da ffff ffff) When a = 0 and f 60h: The instruction executes in Direct Forced mode. `f' is interpreted as a location in the Access RAM between 060h and FFFh. This is the same as locations, F60h to FFFh (Bank 15), of data memory. Locations below 060h are not available in this addressing mode. 000h 060h Bank 0 100h 00h Bank 1 through Bank 14 60h Valid range for `f' Access RAM Bank 15 F40h SFRs FFFh Data Memory FFh F00h When a = 0 and f5Fh: The instruction executes in Indexed Literal Offset mode. `f' is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space. Note that in this mode, the correct syntax is now: ADDWF [k], d where `k' is the same as `f'. 000h Bank 0 060h 100h Bank 1 through Bank 14 FSR2H F00h Bank 15 F40h SFRs FFFh Data Memory FSR2L 001001da ffffffff When a = 1 (all values of f): The instruction executes in Direct mode (also known as Direct Long mode). `f' is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space. 000h Bank 0 060h 100h Bank 1 through Bank 14 BSR 00000000 001001da ffffffff F00h Bank 15 F40h SFRs FFFh Data Memory 2010 Microchip Technology Inc. Preliminary DS39960B-page 107 PIC18F87K22 FAMILY 6.6.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE The use of Indexed Literal Offset Addressing mode effectively changes how the lower part of Access RAM (00h to 5Fh) is mapped. Rather than containing just the contents of the bottom part of Bank 0, this mode maps the contents from Bank 0 and a user-defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described. (See Section 6.3.2 "Access Bank".) An example of Access Bank remapping in this addressing mode is shown in Figure 6-10. Remapping the Access Bank applies only to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit = 1) will continue to use Direct Addressing as before. Any Indirect or Indexed Addressing operation that explicitly uses any of the indirect file operands (including FSR2) will continue to operate as standard Indirect Addressing. Any instruction that uses the Access Bank, but includes a register address of greater than 05Fh, will use Direct Addressing and the normal Access Bank map. 6.6.4 BSR IN INDEXED LITERAL OFFSET MODE Although the Access Bank is remapped when the extended instruction set is enabled, the operation of the BSR remains unchanged. Direct Addressing, using the BSR to select the data memory bank, operates in the same manner as previously described. FIGURE 6-10: Example Situation: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING 000h 05Fh ADDWF f, d, a FSR2H:FSR2L = 120h Locations in the region from the FSR2 Pointer (120h) to the pointer plus 05Fh (17Fh) are mapped to the bottom of the Access RAM (000h-05Fh). Special Function Registers at F60h through FFFh are mapped to 60h through FFh, as usual. Bank 0 addresses below 5Fh are not available in this mode. They can still be addressed by using the BSR. Not Accessible Bank 0 100h 120h 17Fh 200h Window Bank 1 Bank 1 "Window" 00h 5Fh 60h Bank 2 through Bank 14 SFRs FFh Access Bank F00h Bank 15 F60h FFFh SFRs Data Memory DS39960B-page 108 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 7.0 FLASH PROGRAM MEMORY 7.1 Table Reads and Table Writes The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range. A read from program memory is executed on one byte at a time. For execution of a write to or erasure of program memory: * Memory of 32 Kbytes and 64 Kbytes (PIC18FX5K22 and PIC18FX6K22 devices) - Blocks of 64 bytes * Memory of 128 Kbytes (PIC18FX7K22 devices) - Blocks of 124 bytes Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases. A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP. In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM: * Table Read (TBLRD) * Table Write (TBLWT) The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT). Table read operations retrieve data from program memory and place it into the data RAM space. Figure 7-1 shows the operation of a table read with program memory and data RAM. Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in Section 7.5 "Writing to Flash Program Memory". Figure 7-2 shows the operation of a table write with program memory and data RAM. Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word-aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word-aligned. FIGURE 7-1: TABLE READ OPERATION Instruction: TBLRD* Table Pointer(1) TBLPTRU TBLPTRH TBLPTRL Program Memory Table Latch (8-bit) TABLAT Program Memory (TBLPTR) Note 1: Table Pointer register points to a byte in program memory. 2010 Microchip Technology Inc. Preliminary DS39960B-page 109 PIC18F87K22 FAMILY FIGURE 7-2: TABLE WRITE OPERATION Instruction: TBLWT* Program Memory Holding Registers Table Pointer(1) TBLPTRU TBLPTRH TBLPTRL Table Latch (8-bit) TABLAT Program Memory (TBLPTR) Note 1: The Table Pointer actually points to one of 64 holding registers; the address of which is determined by TBLPTRL<5:0>. The process for physically writing data to the program memory array is discussed in Section 7.5 "Writing to Flash Program Memory". 7.2 Control Registers Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the: * * * * EECON1 register EECON2 register TABLAT register TBLPTR registers The FREE bit, when set, allows a program memory erase operation. When FREE is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled. The WREN bit, when set, allows a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete. Note: During normal operation, the WRERR is read as `1'. This can indicate that a write operation was prematurely terminated by a Reset or a write operation was attempted improperly. 7.2.1 EECON1 AND EECON2 REGISTERS The EECON1 register (Register 7-1) is the control register for memory accesses. The EECON2 register, not a physical register, is used exclusively in the memory write and erase sequences. Reading EECON2 will read all `0's. The EEPGD control bit determines if the access is a program or data EEPROM memory access. When clear, any subsequent operations operate on the data EEPROM memory. When set, any subsequent operations operate on the program memory. The CFGS control bit determines if the access is to the Configuration/Calibration registers or to program memory/data EEPROM memory. When set, subsequent operations operate on Configuration registers regardless of EEPGD (see Section 28.0 "Special Features of the CPU"). When clear, memory selection access is determined by EEPGD. The WR control bit initiates write operations. The bit cannot be cleared, only set, in software. It is cleared in hardware at the completion of the write operation. Note: The EEIF interrupt flag bit (PIR6<4>) is set when the write is complete. It must be cleared in software. DS39960B-page 110 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 7-1: R/W-x EEPGD bit 7 Legend: R = Readable bit -n = Value at POR bit 7 S = Settable bit W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown EECON1: EEPROM CONTROL REGISTER 1 R/W-x CFGS U-0 -- R/W-0 FREE R/W-x WRERR(1) R/W-0 WREN R/S-0 WR R/S-0 RD bit 0 EEPGD: Flash Program or Data EEPROM Memory Select bit 1 = Access Flash program memory 0 = Access data EEPROM memory CFGS: Flash Program/Data EEPROM or Configuration Select bit 1 = Access Configuration registers 0 = Access Flash program or data EEPROM memory Unimplemented: Read as `0' FREE: Flash Row Erase Enable bit 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write-only WRERR: Flash Program/Data EEPROM Error Flag bit(1) 1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation or an improper write attempt) 0 = The write operation completed WREN: Flash Program/Data EEPROM Write Enable bit 1 = Allows write cycles to Flash program/data EEPROM 0 = Inhibits write cycles to Flash program/data EEPROM WR: Write Control bit 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once the write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete RD: Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. The RD bit cannot be set when EEPGD = 1 or CFGS = 1.) 0 = Does not initiate an EEPROM read When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition. bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: 2010 Microchip Technology Inc. Preliminary DS39960B-page 111 PIC18F87K22 FAMILY 7.2.2 TABLAT - TABLE LATCH REGISTER 7.2.4 TABLE POINTER BOUNDARIES The Table Latch (TABLAT) is an eight-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM. TBLPTR is used in reads, writes and erases of the Flash program memory. When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT. When a TBLWT is executed, the six LSbs of the Table Pointer register (TBLPTR<5:0>) determine which of the 64 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 16 MSbs of the TBLPTR (TBLPTR<21:6>) determine which program memory block of 64 bytes is written to. For more detail, see Section 7.5 "Writing to Flash Program Memory". When an erase of program memory is executed, the 16 MSbs of the Table Pointer register (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored. Figure 7-3 describes the relevant boundaries of the TBLPTR based on Flash program memory operations. 7.2.3 TBLPTR - TABLE POINTER REGISTER The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the Device ID, the User ID and the Configuration bits. The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways, based on the table operation. These operations are shown in Table 7-1 and only affect the low-order 21 bits. TABLE 7-1: Example TBLRD* TBLWT* TBLRD*+ TBLWT*+ TBLRD*TBLWT*TBLRD+* TBLWT+* TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS Operation on Table Pointer TBLPTR is not modified TBLPTR is incremented after the read/write TBLPTR is decremented after the read/write TBLPTR is incremented before the read/write FIGURE 7-3: 21 TABLE POINTER BOUNDARIES BASED ON OPERATION TBLPTRU 16 15 TBLPTRH 8 7 TBLPTRL 0 TABLE ERASE/WRITE TBLPTR<21:6> TABLE WRITE TBLPTR<5:0> TABLE READ - TBLPTR<21:0> DS39960B-page 112 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 7.3 Reading the Flash Program Memory TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, the TBLPTR can be modified automatically for the next table read operation. The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 7-4 shows the interface between the internal program memory and the TABLAT. The TBLRD instruction is used to retrieve data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time. FIGURE 7-4: READS FROM FLASH PROGRAM MEMORY Program Memory (Even Byte Address) (Odd Byte Address) TBLPTR = xxxxx1 TBLPTR = xxxxx0 Instruction Register (IR) FETCH TBLRD TABLAT Read Register EXAMPLE 7-1: MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF READ_WORD READING A FLASH PROGRAM MEMORY WORD CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL ; Load TBLPTR with the base ; address of the word TBLRD*+ MOVF MOVWF TBLRD*+ MOVF MOVF TABLAT, W WORD_EVEN TABLAT, W WORD_ODD ; read into TABLAT and increment ; get data ; read into TABLAT and increment ; get data 2010 Microchip Technology Inc. Preliminary DS39960B-page 113 PIC18F87K22 FAMILY 7.4 Erasing Flash Program Memory 7.4.1 The erase blocks are: * PIC18FX5K22 and PIC18FX6K22 - 32 words or 64 bytes * PIC18FX7K22 - 64 words or 128 bytes Word erase in the Flash array is not supported. When initiating an erase sequence from the microcontroller itself, a block of 64 or 128 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. The TBLPTR<5:0> bits are ignored. The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation. For protection, the write initiate sequence for EECON2 must be used. A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer. 7. FLASH PROGRAM MEMORY ERASE SEQUENCE The sequence of events for erasing a block of internal program memory location is: 1. 2. Load the Table Pointer register with the address of row to be erased. Set the EECON1 register for the erase operation: * Set the EEPGD bit to point to program memory * Clear the CFGS bit to access program memory * Set the WREN bit to enable writes * Set the FREE bit to enable the erase Disable the interrupts. Write 0x55 to EECON2. Write 0xAA to EECON2. Set the WR bit. This begins the row erase cycle. The CPU will stall for the duration of the erase for TIW. (See parameter D133A.) Re-enable interrupts. 3. 4. 5. 6. EXAMPLE 7-2: ERASING A FLASH PROGRAM MEMORY ROW MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL EECON1, EECON1, EECON1, EECON1, INTCON, 0x55 EECON2 0xAA EECON2 EECON1, INTCON, EEPGD CFGS WREN FREE GIE ; load TBLPTR with the base ; address of the memory block ERASE_ROW BSF BCF BSF BSF BCF MOVLW MOVWF MOVLW MOVWF BSF BSF ; ; ; ; ; point to Flash program memory access Flash program memory enable write to memory enable Row Erase operation disable interrupts Required Sequence ; write 55h ; write 0AAh ; start erase (CPU stall) ; re-enable interrupts WR GIE DS39960B-page 114 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 7.5 Writing to Flash Program Memory The programming blocks are: * PIC18FX5K22 and PIC18FX6K22 - 32 words or 64 bytes * PIC18FX7K22 - 64 words or 128 bytes Word or byte programming is not supported. Table writes are used internally to load the holding registers needed to program the Flash memory. The number of holding registers used for programming by the table writes are: * PIC18FX5K22 and PIC18FX6K22 - 64 * PIC18FX7K22 - 128 Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 64 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 64 or 128 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write. The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write is terminated by the internal programming timer. The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device. Note: The default value of the holding registers on device Resets and after write operations is FFh. A write of FFh to a holding register does not modify that byte. This means that individual bytes of program memory may be modified, provided that the change does not attempt to change any bit from a `0' to a `1'. When modifying individual bytes, it is not necessary to load all 64 or 128 holding registers before executing a write operation. FIGURE 7-5: TABLE WRITES TO FLASH PROGRAM MEMORY TABLAT Write Register 8 TBLPTR = xxxxx0 TBLPTR = xxxxx1 8 TBLPTR = xxxxx2 8 TBLPTR = xxxx3F 8 Holding Register Holding Register Holding Register Holding Register Program Memory 2010 Microchip Technology Inc. Preliminary DS39960B-page 115 PIC18F87K22 FAMILY 7.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE An example of the required code is shown in Example 7-3 on the following page. Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the 64 or 128 bytes in the holding register. Self-write execution to Flash and EEPROM memory cannot be done while running in LP Oscillator mode (Low-Power mode). Therefore, executing a self-write will put the device into High-Power mode. The sequence of events for programming an internal program memory location should be: 1. 2. 3. 4. 5. 6. 7. Read the 64 or 128 bytes into RAM. Update the data values in RAM as necessary. Load the Table Pointer register with the address being erased. Execute the row erase procedure. Load the Table Pointer register with the address of the first byte being written. Write the 64 or 128 bytes into the holding registers with auto-increment. Set the EECON1 register for the write operation: * Set the EEPGD bit to point to program memory * Clear the CFGS bit to access program memory * Set the WREN to enable byte writes Disable the interrupts. Write 0x55 to EECON2. Write 0xAA to EECON2. Set the WR bit. This will begin the write cycle. The CPU will stall for duration of the write for TIW (see parameter D133A). Re-enable the interrupts. Verify the memory (table read). Note: 8. 9. 10. 11. 12. 13. DS39960B-page 116 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY EXAMPLE 7-3: WRITING TO FLASH PROGRAM MEMORY MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF READ_BLOCK TBLRD*+ MOVF MOVWF DECFSZ BRA MODIFY_WORD MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF ERASE_BLOCK MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF BSF BCF BSF BSF BCF MOVLW Required MOVWF Sequence MOVLW MOVWF BSF BSF TBLRD*MOVLW MOVWF MOVLW MOVWF WRITE_BUFFER_BACK MOVLW MOVWF WRITE_BYTE_TO_HREGS MOVFF MOVWF TBLWT+* CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL EECON1, EEPGD EECON1, CFGS EECON1, WREN EECON1, FREE INTCON, GIE 0x55 EECON2 0xAA EECON2 EECON1, WR INTCON, GIE BUFFER_ADDR_HIGH FSR0H BUFFER_ADDR_LOW FSR0L SIZE_OF_BLOCK COUNTER POSTINC0, WREG TABLAT ; load TBLPTR with the base ; address of the memory block DATA_ADDR_HIGH FSR0H DATA_ADDR_LOW FSR0L NEW_DATA_LOW POSTINC0 NEW_DATA_HIGH INDF0 ; point to buffer TABLAT, W POSTINC0 COUNTER READ_BLOCK ; ; ; ; ; read into TABLAT, and inc get data store data done? repeat SIZE_OF_BLOCK COUNTER BUFFER_ADDR_HIGH FSR0H BUFFER_ADDR_LOW FSR0L CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL ; number of bytes in erase block ; point to buffer ; Load TBLPTR with the base ; address of the memory block ; update buffer word ; ; ; ; ; point to Flash program memory access Flash program memory enable write to memory enable Row Erase operation disable interrupts ; write 55h ; ; ; ; ; write 0AAh start erase (CPU stall) re-enable interrupts dummy read decrement point to buffer ; number of bytes in holding register DECFSZ COUNTER BRA WRITE_BYTE_TO_HREGS ; ; ; ; ; get low byte of buffer data present data to table latch write data, perform a short write to internal TBLWT holding register. loop until buffers are full 2010 Microchip Technology Inc. Preliminary DS39960B-page 117 PIC18F87K22 FAMILY EXAMPLE 7-3: PROGRAM_MEMORY BSF BCF BSF BCF MOVLW MOVWF MOVLW MOVWF BSF BSF BCF EECON1, EECON1, EECON1, INTCON, 0x55 EECON2 0xAA EECON2 EECON1, INTCON, EECON1, EEPGD CFGS WREN GIE ; ; ; ; point to Flash program memory access Flash program memory enable write to memory disable interrupts WRITING TO FLASH PROGRAM MEMORY (CONTINUED) Required Sequence ; write 55h ; ; ; ; write 0AAh start program (CPU stall) re-enable interrupts disable write to memory WR GIE WREN 7.5.2 WRITE VERIFY 7.5.4 Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit. PROTECTION AGAINST SPURIOUS WRITES To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See Section 28.0 "Special Features of the CPU" for more detail. 7.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION 7.6 If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed. Flash Program Operation During Code Protection See Section 28.6 "Program Verification and Code Protection" for details on code protection of Flash program memory. TABLE 7-2: Name TBLPTRU TBPLTRH TBLPTRL TABLAT INTCON EECON2 EECON1 IPR6 PIR6 PIE6 REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY Bit 7 -- Bit 6 -- Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 bit 21(1) Program Memory Table Pointer Upper Byte (TBLPTR<20:16>) Program Memory Table Pointer High Byte (TBLPTR<15:8>) Program Memory Table Pointer Low Byte (TBLPTR<7:0>) Program Memory Table Latch GIE/GIEH EEPGD -- -- -- PEIE/GIEL CFGS -- -- -- TMR0IE -- -- -- -- INT0IE FREE EEIP EEIF EEIE RBIE WRERR -- -- -- TMR0IF WREN CMP3IP CMP3IF CMP3IE INT0IF WR CMP2IP CMP2IF CMP2IE RBIF RD CMP1IP CMP1IF CMP1IE EEPROM Control Register 2 (not a physical register) Legend: -- = unimplemented, read as `0'. Shaded cells are not used during Flash/EEPROM access. Note 1: Bit 21 of the TBLPTRU allows access to the device Configuration bits. DS39960B-page 118 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 8.0 Note: EXTERNAL MEMORY BUS The external memory bus implemented on 64-pin devices. is not The External Memory Bus (EMB) allows the device to access external memory devices (such as Flash, EPROM or SRAM) as program or data memory. It supports both 8 and 16-Bit Data Width modes and three address widths of up to 20 bits. The bus is implemented with 28 pins, multiplexed across four I/O ports. Three ports (PORTD, PORTE and PORTH) are multiplexed with the address/data bus for a total of 20 available lines, while PORTJ is multiplexed with the bus control signals. A list of the pins and their functions is provided in Table 8-1. TABLE 8-1: Name RD0/AD0 RD1/AD1 RD2/AD2 RD3/AD3 RD4/AD4 RD5/AD5 RD6/AD6 RD7/AD7 RE0/AD8 RE1/AD9 RE2/AD10 RE3/AD11 RE4/AD12 RE5/AD13 RE6/AD14 RE7/AD15 RH0/A16 RH1/A17 RH2/A18 RH3/A19 RJ0/ALE RJ1/OE RJ2/WRL RJ3/WRH RJ4/BA0 RJ5/CE RJ6/LB RJ7/UB Note: PIC18F87K22 FAMILY EXTERNAL BUS - I/O PORT FUNCTIONS Port PORTD PORTD PORTD PORTD PORTD PORTD PORTD PORTD PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTH PORTH PORTH PORTH PORTJ PORTJ PORTJ PORTJ PORTJ PORTJ PORTJ PORTJ Bit 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 0 1 2 3 4 5 6 7 External Memory Bus Function Address bit 0 or Data bit 0 Address bit 1 or Data bit 1 Address bit 2 or Data bit 2 Address bit 3 or Data bit 3 Address bit 4 or Data bit 4 Address bit 5 or Data bit 5 Address bit 6 or Data bit 6 Address bit 7 or Data bit 7 Address bit 8 or Data bit 8 Address bit 9 or Data bit 9 Address bit 10 or Data bit 10 Address bit 11 or Data bit 11 Address bit 12 or Data bit 12 Address bit 13 or Data bit 13 Address bit 14 or Data bit 14 Address bit 15 or Data bit 15 Address bit 16 Address bit 17 Address bit 18 Address bit 19 Address Latch Enable (ALE) Control pin Output Enable (OE) Control pin Write Low (WRL) Control pin Write High (WRH) Control pin Byte Address bit 0 (BA0) Chip Enable (CE) Control pin Lower Byte Enable (LB) Control pin Upper Byte Enable (UB) Control pin For the sake of clarity, only I/O port and external bus assignments are shown here. One or more additional multiplexed features may be available on some pins. 2010 Microchip Technology Inc. Preliminary DS39960B-page 119 PIC18F87K22 FAMILY 8.1 External Memory Bus Control The operation of the interface is controlled by the MEMCON register (Register 8-1). This register is available in all program memory operating modes except Microcontroller mode. In this mode, the register is disabled and cannot be written to. The EBDIS bit (MEMCON<7>) controls the operation of the bus and related port functions. Clearing EBDIS enables the interface and disables the I/O functions of the ports, as well as any other functions multiplexed to those pins. Setting the bit enables the I/O ports and other functions, but allows the interface to override everything else on the pins when an external memory operation is required. By default, the external bus is always enabled and disables all other I/O. The operation of the EBDIS bit is also influenced by the program memory mode being used. This is discussed in more detail in Section 8.5 "Program Memory Modes and the External Memory Bus". The WAIT bits allow for the addition of Wait states to external memory operations. The use of these bits is discussed in Section 8.3 "Wait States". The WM bits select the particular operating mode used when the bus is operating in 16-Bit Data Width mode. These are discussed in more detail in Section 8.6 "16-Bit Data Width Modes". These bits have no effect when an 8-Bit Data Width mode is selected. REGISTER 8-1: R/W-0 EBDIS bit 7 Legend: R = Readable bit -n = Value at POR bit 7 MEMCON: EXTERNAL MEMORY BUS CONTROL REGISTER U-0 -- R/W-0 WAIT1 R/W-0 WAIT0 U-0 -- U-0 -- R/W-0 WM1 R/W-0 WM0 bit 0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown EBDIS: External Bus Disable bit 1 = External bus is enabled when microcontroller accesses external memory; otherwise, all external bus drivers are mapped as I/O ports 0 = External bus is always enabled, I/O ports are disabled Unimplemented: Read as `0' WAIT<1:0>: Table Reads and Writes Bus Cycle Wait Count bits 11 = Table reads and writes will wait 0 TCY 10 = Table reads and writes will wait 1 TCY 01 = Table reads and writes will wait 2 TCY 00 = Table reads and writes will wait 3 TCY Unimplemented: Read as `0' WM<1:0>: TBLWT Operation with 16-Bit Data Bus Width Select bits 1x = Word Write mode: TABLAT word output, WRH active when TABLAT is written 01 = Byte Select mode: TABLAT data copied on both MSB and LSB, WRH and (UB or LB) will activate 00 = Byte Write mode: TABLAT data copied on both MSB and LSB, WRH or WRL will activate bit 6 bit 5-4 bit 3-2 bit 1-0 DS39960B-page 120 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 8.2 Address and Data Width 8.2.1 The PIC18F87K22 family of devices can be independently configured for different address and data widths on the same memory bus. Both address and data width are set by Configuration bits in the CONFIG3L register. As Configuration bits, this means that these options can only be configured by programming the device and are not controllable in software. The BW bit selects an 8-bit or 16-bit data bus width. Setting this bit (default) selects a data width of 16 bits. The ABW<1:0> bits determine both the program memory operating mode and the address bus width. The available options are 20-bit, 16-bit and 12-bit, as well as Microcontroller mode (external bus disabled). Selecting a 16-bit or 12-bit width makes a corresponding number of high-order lines available for I/O functions. These pins are no longer affected by the setting of the EBDIS bit. For example, selecting a 16-Bit Addressing mode (ABW<1:0> = 01) disables A<19:16> and allows PORTH<3:0> to function without interruptions from the bus. Using the smaller address widths allows users to tailor the memory bus to the size of the external memory space for a particular design while freeing up pins for dedicated I/O operation. Because the ABW bits have the effect of disabling pins for memory bus operations, it is important to always select an address width at least equal to the data width. If a 12-bit address width is used with a 16-bit data width, the upper four bits of data will not be available on the bus. All combinations of address and data widths require multiplexing of address and data information on the same lines. The address and data multiplexing, as well as I/O ports made available by the use of smaller address widths, are summarized in Table 8-2. ADDRESS SHIFTING ON THE EXTERNAL BUS By default, the address presented on the external bus is the value of the PC. In practical terms, this means that addresses in the external memory device below the top of on-chip memory are unavailable to the microcontroller. To access these physical locations, the glue logic between the microcontroller and the external memory must somehow translate addresses. To simplify the interface, the external bus offers an extension of Extended Microcontroller mode that automatically performs address shifting. This feature is controlled by the EASHFT Configuration bit. Setting this bit offsets addresses on the bus by the size of the microcontroller's on-chip program memory and sets the bottom address at 0000h. This allows the device to use the entire range of physical addresses of the external memory. 8.2.2 21-BIT ADDRESSING As an extension of 20-bit address width operation, the external memory bus can also fully address a 2-Mbyte memory space. This is done by using the Bus Address bit 0 (BA0) control line as the Least Significant bit of the address. The UB and LB control signals may also be used with certain memory devices to select the upper and lower bytes within a 16-bit wide data word. This addressing mode is available in both 8-bit and certain 16-Bit Data Width modes. Additional details are provided in Section 8.6.3 "16-Bit Byte Select Mode" and Section 8.7 "8-Bit Data Width Mode". TABLE 8-2: Data Width ADDRESS AND DATA LINES FOR DIFFERENT ADDRESS AND DATA WIDTHS Address Width Multiplexed Data and Address Lines (and Corresponding Ports) Address Only Lines (and Corresponding Ports) AD<11:8> (PORTE<3:0>) AD<7:0> (PORTD<7:0>) AD<15:8> (PORTE<7:0>) A<19:16>, AD<15:8> (PORTH<3:0>, PORTE<7:0>) -- A<19:16> (PORTH<3:0>) Ports Available for I/O PORTE<7:4>, All of PORTH All of PORTH -- All of PORTH -- 12-bit 8-bit 16-bit 20-bit 16-bit 16-bit 20-bit AD<15:0> (PORTD<7:0>, PORTE<7:0>) 2010 Microchip Technology Inc. Preliminary DS39960B-page 121 PIC18F87K22 FAMILY 8.3 Wait States While it may be assumed that external memory devices will operate at the microcontroller clock rate, this is often not the case. In fact, many devices require longer times to write or retrieve data than the time allowed by the execution of table read or table write operations. To compensate for this, the external memory bus can be configured to add a fixed delay to each table operation using the bus. Wait states are enabled by setting the WAIT Configuration bit. When enabled, the amount of delay is set by the WAIT<1:0> bits (MEMCON<5:4>). The delay is based on multiples of microcontroller instruction cycle time and is added following the instruction cycle when the table operation is executed. The range is from no delay to 3 TCY (default value). functions. When EBDIS = 0, the pins function as the external bus. When EBDIS = 1, the pins function as I/O ports. If the device fetches or accesses external memory while EBDIS = 1, the pins will switch to the external bus. If the EBDIS bit is set by a program executing from external memory, the action of setting the bit will be delayed until the program branches into the internal memory. At that time, the pins will change from external bus to I/O ports. If the device is executing out of internal memory when EBDIS = 0, the memory bus address/data and control pins will not be active. They will go to a state where the active address/data pins are tri-state; the CE, OE, WRH, WRL, UB and LB signals are `1', and ALE and BA0 are `0'. Note that only those pins associated with the current address width are forced to tri-state; the other pins continue to function as I/O. In the case of 16-bit address width, for example, only AD<15:0> (PORTD and PORTE) are affected; A<19:16> (PORTH<3:0>) continue to function as I/O. In all external memory modes, the bus takes priority over any other peripherals that may share pins with it. This includes the Parallel Master Port and serial communication modules which would otherwise take priority over the I/O port. 8.4 Port Pin Weak Pull-ups With the exception of the upper address lines, A<19:16>, the pins associated with the external memory bus are equipped with weak pull-ups. The pull-ups are controlled by the upper three bits of the PADCFG1 register (PADCFG1<7:5>). They are named RDPU, REPU and RJPU and control pull-ups on PORTD, PORTE and PORTJ, respectively. Setting one of these bits enables the corresponding pull-ups for that port. All pull-ups are disabled by default on all device Resets. In Extended Microcontroller mode, the port pull-ups can be useful in preserving the memory state on the external bus while the bus is temporarily disabled (EBDIS = 1). 8.6 16-Bit Data Width Modes In 16-Bit Data Width mode, the external memory interface can be connected to external memories in three different configurations: * 16-Bit Byte Write * 16-Bit Word Write * 16-Bit Byte Select The configuration to be used is determined by the WM<1:0> bits in the MEMCON register (MEMCON<1:0>). These three different configurations allow the designer maximum flexibility in using both 8-bit and 16-bit devices with 16-bit data. For all 16-bit modes, the Address Latch Enable (ALE) pin indicates that the address bits, AD<15:0>, are available on the external memory interface bus. Following the address latch, the Output Enable (OE) signal will enable both bytes of program memory at once to form a 16-bit instruction word. The Chip Enable (CE signal) is active at any time that the microcontroller accesses external memory, whether reading or writing; it is inactive (asserted high) whenever the device is in Sleep mode. In Byte Select mode, JEDEC standard Flash memories will require BA0 for the byte address line and one I/O line to select between Byte and Word mode. The other 16-bit modes do not need BA0. JEDEC standard static RAM memories will use the UB or LB signals for byte selection. 8.5 Program Memory Modes and the External Memory Bus The PIC18F87K22 family of devices is capable of operating in one of two program memory modes, using combinations of on-chip and external program memory. The functions of the multiplexed port pins depend on the program memory mode selected, as well as the setting of the EBDIS bit. In Microcontroller Mode, the bus is not active and the pins have their port functions only. Writes to the MEMCOM register are not permitted. The Reset value of EBDIS (`0') is ignored and the ABW pins behave as I/O ports. In Extended Microcontroller Mode, the external program memory bus shares I/O port functions on the pins. When the device is fetching or doing table read/table write operations on the external program memory space, the pins will have the external bus function. If the device is fetching and accessing internal program memory locations only, the EBDIS control bit will change the pins from external memory to I/O port DS39960B-page 122 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 8.6.1 16-BIT BYTE WRITE MODE Figure 8-1 shows an example of 16-Bit Byte Write mode for PIC18F87K22 family devices. This mode is used for two separate 8-bit memories connected for 16-bit operation. This generally includes basic EPROM and Flash devices. It allows table writes to byte-wide external memories. During a TBLWT instruction cycle, the TABLAT data is presented on the upper and lower bytes of the AD<15:0> bus. The appropriate WRH or WRL control line is strobed on the LSb of the TBLPTR. FIGURE 8-1: 16-BIT BYTE WRITE MODE EXAMPLE D<7:0> PIC18F87K22 AD<7:0> 373 A<19:0> D<15:8> (MSB) A (LSB) A AD<15:8> ALE A<19:16>(1) CE OE WRH WRL 373 Address Bus Data Bus Control Lines Note 1: 2: Upper order address lines are used only for 20-bit address widths. This signal only applies to table writes. See Section 7.1 "Table Reads and Table Writes". 2010 Microchip Technology Inc. Preliminary DS39960B-page 123 PIC18F87K22 FAMILY 8.6.2 16-BIT WORD WRITE MODE Figure 8-2 shows an example of 16-Bit Word Write mode for PIC18F87K22 family devices. This mode is used for word-wide memories which include some of the EPROM and Flash-type memories. This mode allows opcode fetches and table reads from all forms of 16-bit memory and table writes to any type of word-wide external memories. This method makes a distinction between TBLWT cycles to even or odd addresses. During a TBLWT cycle to an even address (TBLPTR<0> = 0), the TABLAT data is transferred to a holding latch and the external address data bus is tri-stated for the data portion of the bus cycle. No write signals are activated. During a TBLWT cycle to an odd address (TBLPTR<0> = 1), the TABLAT data is presented on the upper byte of the AD<15:0> bus. The contents of the holding latch are presented on the lower byte of the AD<15:0> bus. The WRH signal is strobed for each write cycle; the WRL pin is unused. The signal on the BA0 pin indicates the LSb of the TBLPTR, but it is left unconnected. Instead, the UB and LB signals are active to select both bytes. The obvious limitation to this method is that the table write must be done in pairs on a specific word boundary to correctly write a word location. FIGURE 8-2: 16-BIT WORD WRITE MODE EXAMPLE PIC18F87K22 AD<7:0> 373 A<20:1> D<15:0> A AD<15:8> ALE A<19:16>(1) CE OE WRH Address Bus Data Bus Control Lines Note 1: 2: Upper order address lines are used only for 20-bit address widths. This signal only applies to table writes. See Section 7.1 "Table Reads and Table Writes". DS39960B-page 124 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 8.6.3 16-BIT BYTE SELECT MODE Figure 8-3 shows an example of 16-Bit Byte Select mode. This mode allows table write operations to word-wide external memories with byte selection capability. This generally includes both word-wide Flash and SRAM devices. During a TBLWT cycle, the TABLAT data is presented on the upper and lower byte of the AD<15:0> bus. The WRH signal is strobed for each write cycle; the WRL pin is not used. The BA0 or UB/LB signals are used to select the byte to be written, based on the Least Significant bit of the TBLPTR register. Flash and SRAM devices use different control signal combinations to implement Byte Select mode. JEDEC standard Flash memories require that a controller I/O port pin be connected to the memory's BYTE/WORD pin to provide the select signal. They also use the BA0 signal from the controller as a byte address. JEDEC standard static RAM memories, on the other hand, use the UB or LB signals to select the byte. FIGURE 8-3: 16-BIT BYTE SELECT MODE EXAMPLE PIC18F87K22 AD<7:0> 373 A<20:1> A JEDEC Word FLASH Memory D<15:0> D<15:0> AD<15:8> 373 ALE A<19:16>(2) OE WRH WRL BA0 I/O 138(3) CE A0 BYTE/WORD OE WR(1) A<20:1> A JEDEC Word SRAM Memory D<15:0> LB UB CE LB UB OE WR(1) D<15:0> Address Bus Data Bus Control Lines Note 1: 2: 3: This signal only applies to table writes. See Section 7.1 "Table Reads and Table Writes". Upper order address lines are used only for 20-bit address width. Demultiplexing is only required when multiple memory devices are accessed. 2010 Microchip Technology Inc. Preliminary DS39960B-page 125 PIC18F87K22 FAMILY 8.6.4 16-BIT MODE TIMING The presentation of control signals on the external memory bus is different for the various operating modes. Typical signal timing diagrams are shown in Figure 8-4 and Figure 8-5. FIGURE 8-4: EXTERNAL MEMORY BUS TIMING FOR TBLRD (EXTENDED MICROCONTROLLER MODE) Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 A<19:16> AD<15:0> CE ALE OE Memory Cycle Instruction Execution Opcode Fetch TBLRD * from 000100h INST(PC - 2) Opcode Fetch MOVLW 55h from 000102h TBLRD Cycle 1 CF33h 0Ch 9256h TBLRD 92h from 199E67h Opcode Fetch ADDLW 55h from 000104h MOVLW TBLRD Cycle 2 FIGURE 8-5: EXTERNAL MEMORY BUS TIMING FOR SLEEP (EXTENDED MICROCONTROLLER MODE) Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 A<19:16> AD<15:0> CE ALE OE Memory Cycle Instruction Execution 3AAAh 00h 0003h 00h 0E55h 3AABh Opcode Fetch SLEEP from 007554h INST(PC - 2) Opcode Fetch MOVLW 55h from 007556h SLEEP Sleep Mode, Bus Inactive DS39960B-page 126 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 8.7 8-Bit Data Width Mode In 8-Bit Data Width mode, the external memory bus operates only in Multiplexed mode; that is, data shares the 8 Least Significant bits of the address bus. Figure 8-6 shows an example of 8-Bit Multiplexed mode for PIC18F8XK22 devices. This mode is used for a single, 8-bit memory connected for 16-bit operation. The instructions will be fetched as two 8-bit bytes on a shared data/address bus. The two bytes are sequentially fetched within one instruction cycle (TCY). Therefore, the designer must choose external memory devices according to timing calculations based on 1/2 TCY (2 times the instruction rate). For proper memory speed selection, glue logic propagation delay times must be considered, along with setup and hold times. The Address Latch Enable (ALE) pin indicates that the address bits, AD<15:0>, are available on the external memory interface bus. The Output Enable (OE) signal will enable one byte of program memory for a portion of the instruction cycle, then BA0 will change and the second byte will be enabled to form the 16-bit instruction word. The Least Significant bit of the address, BA0, must be connected to the memory devices in this mode. The Chip Enable (CE) signal is active at any time that the microcontroller accesses external memory, whether reading or writing. It is inactive (asserted high) whenever the device is in Sleep mode. This generally includes basic EPROM and Flash devices. It allows table writes to byte-wide external memories. During a TBLWT instruction cycle, the TABLAT data is presented on the upper and lower bytes of the AD<15:0> bus. The appropriate level of the BA0 control line is strobed on the LSb of the TBLPTR. FIGURE 8-6: 8-BIT MULTIPLEXED MODE EXAMPLE D<7:0> PIC18F87K22 AD<7:0> ALE AD<15:8>(1) A<19:16> (1) 373 A<19:0> D<15:8> A BA0 CE OE WRL Address Bus Data Bus Control Lines Note 1: 2: Upper order address bits are only used for 20-bit address width. The upper AD byte is used for all address widths except 8-bit. This signal only applies to table writes. See Section 7.1 "Table Reads and Table Writes". 2010 Microchip Technology Inc. Preliminary DS39960B-page 127 PIC18F87K22 FAMILY 8.7.1 8-BIT MODE TIMING The presentation of control signals on the external memory bus is different for the various operating modes. Typical signal timing diagrams are shown in Figure 8-7 and Figure 8-8. FIGURE 8-7: EXTERNAL MEMORY BUS TIMING FOR TBLRD (EXTENDED MICROCONTROLLER MODE) Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 A<19:16> AD<15:8> AD<7:0> CE ALE OE Memory Cycle Instruction Execution Opcode Fetch TBLRD * from 000100h INST(PC - 2) Opcode Fetch MOVLW 55h from 000102h TBLRD Cycle 1 33h 0Ch CFh 92h TBLRD 92h from 199E67h TBLRD Cycle 2 Opcode Fetch ADDLW 55h from 000104h MOVLW FIGURE 8-8: EXTERNAL MEMORY BUS TIMING FOR SLEEP (EXTENDED MICROCONTROLLER MODE) Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 A<19:16> AD<15:8> AD<7:0> BA0 CE ALE OE Memory Cycle AAh 00h 3Ah 00h 03h ABh 00h 3Ah 0Eh 55h Opcode Fetch SLEEP from 007554h INST(PC - 2) Opcode Fetch MOVLW 55h from 007556h SLEEP Sleep Mode, Bus Inactive Instruction Execution DS39960B-page 128 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 8.8 Operation in Power-Managed Modes In Sleep and Idle modes, the microcontroller core does not need to access data; bus operations are suspended. The state of the external bus is frozen, with the address/data pins and most of the control pins holding at the same state they were in when the mode was invoked. The only potential changes are to the CE, LB and UB pins, which are held at logic high. In alternate, power-managed Run modes, the external bus continues to operate normally. If a clock source with a lower speed is selected, bus operations will run at that speed. In these cases, excessive access times for the external memory may result if Wait states have been enabled and added to external memory operations. If operations in a lower power Run mode are anticipated, users should provide in their applications for adjusting memory access times at the lower clock speeds. TABLE 8-3: Name MEMCON PADCFG1 PMD1 REGISTERS ASSOCIATED WITH THE EXTERNAL MEMORY BUS Bit 7 EBDIS RDPU PSPMD Bit 6 -- REPU CTMUMD Bit 5 WAIT1 RJPU Bit 4 WAIT0 -- Bit 3 -- -- TMR3MD Bit 2 -- TMR2MD Bit 1 WM1 TMR1MD Bit 0 WM0 -- EMBMD RTSECSEL1 RTSECSEL0 RTCCMD TMR4MD Legend: -- = unimplemented, read as `0'. Shaded cells are not used during external memory bus access. 2010 Microchip Technology Inc. Preliminary DS39960B-page 129 PIC18F87K22 FAMILY NOTES: DS39960B-page 130 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 9.0 DATA EEPROM MEMORY 9.2 EECON1 and EECON2 Registers The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, that is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space, but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range. Five SFRs are used to read and write to the data EEPROM, as well as the program memory. They are: * * * * * EECON1 EECON2 EEDATA EEADR EEADRH Access to the data EEPROM is controlled by two registers: EECON1 and EECON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM. The EECON1 register (Register 9-1) is the control register for data and program memory access. Control bit, EEPGD, determines if the access will be to program memory or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program memory is accessed. Control bit, CFGS, determines if the access will be to the Configuration registers or to program memory/data EEPROM memory. When set, subsequent operations access Configuration registers. When CFGS is clear, the EEPGD bit selects either program Flash or data EEPROM memory. The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WREN bit is set, and cleared, when the internal programming timer expires and the write operation is complete. Note: During normal operation, the WRERR is read as `1'. This can indicate that a write operation was prematurely terminated by a Reset or a write operation was attempted improperly. The data EEPROM allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and the EEADRH:EEADR register pair holds the address of the EEPROM location being accessed. The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer; it will vary with voltage and temperature, as well as from chipto-chip. Please refer to parameter D122 (Table 31-1 in Section 31.0 "Electrical Characteristics") for exact limits. 9.1 EEADR and EEADRH Registers The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation. Note: The EEIF interrupt flag bit (PIR6<4>) is set when the write is complete; it must be cleared in software. The EEADRH:EEADR register pair is used to address the data EEPROM for read and write operations. EEADRH holds the two MSbs of the address; the upper 6 bits are ignored. The 10-bit range of the pair can address a memory range of 1024 bytes (00h to 3FFh). Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation. The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See Section 7.1 "Table Reads and Table Writes" regarding table reads. The EECON2 register is not a physical register. It is used exclusively in the memory write and erase sequences. Reading EECON2 will read all `0's. 2010 Microchip Technology Inc. Preliminary DS39960B-page 131 PIC18F87K22 FAMILY REGISTER 9-1: R/W-x EEPGD bit 7 Legend: R = Readable bit -n = Value at POR bit 7 S = Settable bit W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown EECON1: DATA EEPROM CONTROL REGISTER 1 R/W-x CFGS U-0 -- R/W-0 FREE R/W-x WRERR(1) R/W-0 WREN R/S-0 WR R/S-0 RD bit 0 EEPGD: Flash Program or Data EEPROM Memory Select bit 1 = Access Flash program memory 0 = Access data EEPROM memory CFGS: Flash Program/Data EEPROM or Configuration Select bit 1 = Access Configuration registers 0 = Access Flash program or data EEPROM memory Unimplemented: Read as `0' FREE: Flash Row Erase Enable bit 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write-only WRERR: Flash Program/Data EEPROM Error Flag bit(1) 1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation or an improper write attempt) 0 = The write operation has completed WREN: Flash Program/Data EEPROM Write Enable bit 1 = Allows write cycles to Flash program/data EEPROM 0 = Inhibits write cycles to Flash program/data EEPROM WR: Write Control bit 1 = Initiates a data EEPROM erase/write cycle, or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once the write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete RD: Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. The RD bit cannot be set when EEPGD = 1 or CFGS = 1.) 0 = Does not initiate an EEPROM read When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition. bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: DS39960B-page 132 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 9.3 Reading the Data EEPROM Memory After a write sequence has been initiated, EECON1, EEADRH:EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction. At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt, or poll this bit. EEIF must be cleared by software. To read a data memory location, the user must write the address to the EEADRH:EEADR register pair, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). The data is available in the EEDATA register after one cycle; therefore, it can be read after one NOP instruction. EEDATA will hold this value until another read operation or until it is written to by the user (during a write operation). The basic process is shown in Example 9-1. 9.5 Write Verify 9.4 Writing to the Data EEPROM Memory To write an EEPROM data location, the address must first be written to the EEADRH:EEADR register pair and the data written to the EEDATA register. The sequence in Example 9-2 must be followed to initiate the write cycle. The write will not begin if this sequence is not exactly followed (write 0x55 to EECON2, write 0xAA to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment. Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware. Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit. Note: Self-write execution to Flash and EEPROM memory cannot be done while running in LP Oscillator mode (Low-Power mode). Therefore, executing a self-write will put the device into High-Power mode. 2010 Microchip Technology Inc. Preliminary DS39960B-page 133 PIC18F87K22 FAMILY EXAMPLE 9-1: MOVLW MOVWF MOVLW MOVWF BCF BCF BSF NOP MOVF DATA EEPROM READ DATA_EE_ADDRH EEADRH DATA_EE_ADDR EEADR EECON1, EEPGD EECON1, CFGS EECON1, RD EEDATA, W ; ; ; ; ; ; ; Upper bits of Data Memory Address to read Lower bits of Data Memory Address to read Point to DATA memory Access EEPROM EEPROM Read ; W = EEDATA EXAMPLE 9-2: DATA EEPROM WRITE MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF BCF BCF BSF BCF MOVLW MOVWF MOVLW MOVWF BSF BTFSC BSF DATA_EE_ADDRH EEADRH DATA_EE_ADDR EEADR DATA_EE_DATA EEDATA EECON1, EEPGD EECON1, CFGS EECON1, WREN INTCON, 0x55 EECON2 0xAA EECON2 EECON1, EECON1, INTCON, GIE ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; Upper bits of Data Memory Address to write Lower bits of Data Memory Address to write Data Memory Value to write Point to DATA memory Access EEPROM Enable writes Disable Interrupts Write 55h Write 0AAh Set WR bit to begin write Wait for write to complete GOTO $-2 Enable Interrupts Required Sequence WR WR GIE BCF EECON1, WREN ; User code execution ; Disable writes on write complete (EEIF set) DS39960B-page 134 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 9.6 Operation During Code-Protect 9.8 Using the Data EEPROM Data EEPROM memory has its own code-protect bits in Configuration Words. External read and write operations are disabled if code protection is enabled. The microcontroller itself can both read and write to the internal data EEPROM, regardless of the state of the code-protect Configuration bit. Refer to Section 28.0 "Special Features of the CPU" for additional information. The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that is updated often). Frequently changing values will typically be updated more often than specification, D124. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory. A simple data EEPROM refresh routine is shown in Example 9-3. Note: If data EEPROM is only used to store constants and/or data that changes often, an array refresh is likely not required. See specification, D124. 9.7 Protection Against Spurious Write There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been implemented. On power-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Power-up Timer period (TPWRT, parameter 33). The write initiate sequence, and the WREN bit together, help prevent an accidental write during brown-out, power glitch or software malfunction. EXAMPLE 9-3: CLRF CLRF BCF BCF BCF BSF LOOP BSF MOVLW MOVWF MOVLW MOVWF BSF BTFSC BRA INCFSZ BRA INCFSZ BRA BCF BSF DATA EEPROM REFRESH ROUTINE EEADR EEADRH EECON1, EECON1, INTCON, EECON1, ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; Start at address 0 Set for memory Set for Data EEPROM Disable interrupts Enable writes Loop to refresh array Read current address Write 55h Write 0AAh Set WR bit to begin write Wait for write to complete Increment Not zero, Increment Not zero, address do it again the high address do it again CFGS EEPGD GIE WREN EECON1, RD 0x55 EECON2 0xAA EECON2 EECON1, WR EECON1, WR $-2 EEADR, F LOOP EEADRH, F LOOP EECON1, WREN INTCON, GIE ; Disable writes ; Enable interrupts 2010 Microchip Technology Inc. Preliminary DS39960B-page 135 PIC18F87K22 FAMILY TABLE 9-1: Name INTCON EEADRH EEADR EEDATA EECON2 EECON1 IPR6 PIR6 PIE6 REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY Bit 7 GIE/GIEH Bit 6 PEIE/GIEL Bit 5 TMR0IE Bit 4 INT0IE Bit 3 RBIE Bit 2 TMR0IF Bit 1 INT0IF Bit 0 RBIF EEPROM Address Register High Byte EEPROM Address Register Low Byte EEPROM Data Register EEPROM Control Register 2 (not a physical register) EEPGD -- -- -- CFGS -- -- -- -- -- -- -- FREE EEIP EEIF EEIE WRERR -- -- -- WREN CMP3IP CMP3IF CMP3IE WR CMP2IP CMP2IF CMP2IE RD CMP1IP CMP1IF CMP1IE Legend: -- = unimplemented, read as `0'. Shaded cells are not used during Flash/EEPROM access. DS39960B-page 136 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 10.0 10.1 8 x 8 HARDWARE MULTIPLIER Introduction EXAMPLE 10-1: MOVF MULWF ARG1, W ARG2 8 x 8 UNSIGNED MULTIPLY ROUTINE ; ; ARG1 * ARG2 -> ; PRODH:PRODL All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register. Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows PIC18 devices to be used in many applications previously reserved for digital-signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 10-1. EXAMPLE 10-2: MOVF MULWF BTFSC SUBWF MOVF BTFSC SUBWF ARG1, W ARG2 ARG2, SB PRODH, F ARG2, W ARG1, SB PRODH, F 8 x 8 SIGNED MULTIPLY ROUTINE ; ; ; ; ; ARG1 * ARG2 -> PRODH:PRODL Test Sign Bit PRODH = PRODH - ARG1 ; Test Sign Bit ; PRODH = PRODH ; - ARG2 10.2 Operation Example 10-1 shows the instruction sequence for an 8 x 8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register. Example 10-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done. TABLE 10-1: Routine PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS Multiply Method Without hardware multiply Hardware multiply Without hardware multiply Hardware multiply Without hardware multiply Hardware multiply Without hardware multiply Hardware multiply Program Cycles Memory (Max) (Words) 13 1 33 6 21 28 52 35 69 1 91 6 242 28 254 40 Time @ 64 MHz 4.3 s 62.5 ns 5.6 s 375 ns 15.1 s 1.7 s 15.8 s 2.5 s @ 48 MHz 5.7 s 83.3 ns 7.5 s 500 ns 20.1 s 2.3 s 21.2 s 3.3 s @ 10 MHz 27.6 s 400 ns 36.4 s 2.4 s 96.8 s 11.2 s 101.6 s 16.0 s @ 4 MHz 69 s 1 s 91 s 6 s 242 s 28 s 254 s 40 s 8 x 8 unsigned 8 x 8 signed 16 x 16 unsigned 16 x 16 signed 2010 Microchip Technology Inc. Preliminary DS39960B-page 137 PIC18F87K22 FAMILY Example 10-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 10-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0). EQUATION 10-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM EQUATION 10-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM RES3:RES0= = RES3:RES0 = = ARG1H:ARG1L ARG2H:ARG2L (ARG1H ARG2H 216) + (ARG1H ARG2L 28) + (ARG1L ARG2H 28) + (ARG1L ARG2L) ARG1H:ARG1L ARG2H:ARG2L (ARG1H ARG2H 216) + (ARG1H ARG2L 28) + (ARG1L ARG2H 28) + (ARG1L ARG2L) + (-1 ARG2H<7> ARG1H:ARG1L 216) + (-1 ARG1H<7> ARG2H:ARG2L 216) EXAMPLE 10-4: MOVF MULWF MOVFF MOVFF ; MOVF MULWF MOVFF MOVFF 16 x 16 SIGNED MULTIPLY ROUTINE EXAMPLE 10-3: MOVF MULWF MOVFF MOVFF ; MOVF MULWF MOVFF MOVFF ; MOVF MULWF MOVF ADDWF MOVF ADDWFC CLRF ADDWFC ; MOVF MULWF MOVF ADDWF MOVF ADDWFC CLRF ADDWFC 16 x 16 UNSIGNED MULTIPLY ROUTINE ; ARG1L * ARG2L-> ; PRODH:PRODL ; ; ARG1L, W ARG2L ARG1L, W ARG2L PRODH, RES1 PRODL, RES0 ARG1H, W ARG2H PRODH, RES3 PRODL, RES2 ARG1L, W ARG2H PRODL, W RES1, F PRODH, W RES2, F WREG RES3, F ARG1H, W ARG2L PRODL, W RES1, F PRODH, W RES2, F WREG RES3, F ; ARG1L * ARG2L -> ; PRODH:PRODL PRODH, RES1 ; PRODL, RES0 ; ARG1H, W ARG2H ; ARG1H * ARG2H -> ; PRODH:PRODL PRODH, RES3 ; PRODL, RES2 ; ARG1L, W ARG2H PRODL, W RES1, F PRODH, W RES2, F WREG RES3, F ARG1H, W ARG2L PRODL, W RES1, F PRODH, W RES2, F WREG RES3, F ; ARG1H * ARG2H-> ; PRODH:PRODL ; ; ; MOVF MULWF MOVF ADDWF MOVF ADDWFC CLRF ADDWFC ; MOVF MULWF MOVF ADDWF MOVF ADDWFC CLRF ADDWFC ; BTFSS ARG2H, 7 BRA SIGN_ARG1 MOVF ARG1L, W SUBWF RES2 MOVF ARG1H, W SUBWFB RES3 SIGN_ARG1 BTFSS ARG1H, 7 BRA CONT_CODE MOVF ARG2L, W SUBWF RES2 MOVF ARG2H, W SUBWFB RES3 ; CONT_CODE : ; ARG2H:ARG2L neg? ; no, check ARG1 ; ; ; ; ; ARG1H:ARG1L neg? ; no, done ; ; ; ; ; ; ; ; ; ; ; ; ARG1H * ARG2L -> PRODH:PRODL Add cross products ; ; ; ; ; ; ; ; ARG1L * ARG2H -> PRODH:PRODL Add cross products ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ARG1L * ARG2H-> PRODH:PRODL Add cross products ARG1H * ARG2L-> PRODH:PRODL Add cross products Example 10-4 shows the sequence to do a 16 x 16 signed multiply. Equation 10-2 shows the algorithm used. The 32-bit result is stored in four registers (RES3:RES0). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done. DS39960B-page 138 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 11.0 INTERRUPTS Members of the PIC18F87K22 family of devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high-priority level or a low-priority level. The high-priority interrupt vector is at 0008h and the low-priority interrupt vector is at 0018h. High-priority interrupt events will interrupt any low-priority interrupts that may be in progress. The registers for controlling interrupt operation are: * * * * * * * RCON INTCON INTCON2 INTCON3 PIR1, PIR2, PIR3 PIE1, PIE2, PIE3 IPR1, IPR2, IPR3 When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC(R) mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit that enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit that enables/disables all interrupt sources. All interrupts branch to address 0008h in Compatibility mode. When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High-priority interrupt sources can interrupt a low-priority interrupt. Low-priority interrupts are not processed while high-priority interrupts are in progress. The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts. The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used) that re-enables interrupts. For external interrupt events, such as the INTx pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding enable bit or the GIE bit. Note: Do not use the MOVFF instruction to modify any of the Interrupt Control registers while any interrupt is enabled. Doing so may cause erratic microcontroller behavior. It is recommended that the Microchip header files supplied with MPLAB(R) IDE be used for the symbolic bit names in these registers. This allows the assembler/compiler to automatically take care of the placement of these bits within the specified register. In general, interrupt sources have three bits to control their operation. They are: * Flag bit - Indicating that an interrupt event occurred * Enable bit - Enabling program execution to branch to the interrupt vector address when the flag bit is set * Priority bit - Specifying high priority or low priority The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits that enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address, 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits. 2010 Microchip Technology Inc. Preliminary DS39960B-page 139 PIC18F87K22 FAMILY FIGURE 11-1: PIC18F87K22 FAMILY INTERRUPT LOGIC PIR1<7:0> PIE1<7:0> IPR1<7:0> PIR2<7,5:0> PIE2<7,5:0> IPR2<7,5:0> PIR3<7,5> PIE3<7,5> IPR3<7,5> PIR4<7:0> PIE4<7:0> IPR4<7:0> PIR5<7:0> PIE5<7:0> IPR5<7:0> PIR6<4, 2:0> PIE6<4, 2:0> IPR6<4, 2:0> TMR0IF TMR0IE TMR0IP RBIF RBIE RBIP INT0IF INT0IE INT1IF INT1IE INT1IP INT2IF INT2IE INT2IP INT3IF INT3IE INT3IP Wake-up if in Idle or Sleep modes Interrupt to CPU Vector to Location 0008h GIE/GIEH IPEN IPEN PEIE/GIEL IPEN High-Priority Interrupt Generation Low-Priority Interrupt Generation PIR1<7:0> PIE1<7:0> IPR1<7:0> PIR2<7, 5:0> PIE2<7, 5:0> IPR2<7, 5:0> PIR3<7, 5:0> PIE3<7, 5:0> IPR3<7, 5:0> PIR4<7:0> PIE4<7:0> IPR4<7:0> PIR5<7:0> PIE5<7:0> IPR5<7:0> PIR6<4, 2:0> PIE6<4, 2:0> IPR6<4, 2:0> TMR0IF TMR0IE TMR0IP RBIF RBIE RBIP INT1IF INT1IE INT1IP INT2IF INT2IE INT2IP INT3IF INT3IE INT3IP IPEN Interrupt to CPU Vector to Location 0018h GIE/GIEH PEIE/GIEL DS39960B-page 140 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 11.1 INTCON Registers Note: The INTCON registers are readable and writable registers that contain various enable, priority and flag bits. Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling. REGISTER 11-1: R/W-0 GIE/GIEH bit 7 Legend: R = Readable bit -n = Value at POR bit 7 INTCON: INTERRUPT CONTROL REGISTER R/W-0 TMR0IE R/W-0 INT0IE R/W-0 RBIE R/W-0 TMR0IF R/W-0 INT0IF R/W-x RBIF(1) bit 0 R/W-0 PEIE/GIEL W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown GIE/GIEH: Global Interrupt Enable bit When IPEN = 0: 1 = Enables all unmasked interrupts 0 = Disables all interrupts When IPEN = 1: 1 = Enables all high-priority interrupts 0 = Disables all interrupts PEIE/GIEL: Peripheral Interrupt Enable bit When IPEN = 0: 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts When IPEN = 1: 1 = Enables all low-priority peripheral interrupts 0 = Disables all low-priority peripheral interrupts TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt INT0IE: INT0 External Interrupt Enable bit 1 = Enables the INT0 external interrupt 0 = Disables the INT0 external interrupt RBIE: RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt TMR0IF: TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (Bit must be cleared in software.) 0 = TMR0 register did not overflow INT0IF: INT0 External Interrupt Flag bit 1 = The INT0 external interrupt occurred (must be cleared in software) 0 = The INT0 external interrupt did not occur RBIF: RB Port Change Interrupt Flag bit(1) 1 = At least one of the RB<7:4> pins changed state (must be cleared in software) 0 = None of the RB<7:4> pins have changed state A mismatch condition will continue to set this bit. Reading PORTB, and then waiting one additional instruction cycle, will end the mismatch condition and allow the bit to be cleared. bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: 2010 Microchip Technology Inc. Preliminary DS39960B-page 141 PIC18F87K22 FAMILY REGISTER 11-2: R/W-1 RBPU bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown INTCON2: INTERRUPT CONTROL REGISTER 2 R/W-1 INTEDG1 R/W-1 INTEDG2 R/W-1 INTEDG3 R/W-1 TMR0IP R/W-1 INT3IP R/W-1 RBIP bit 0 R/W-1 INTEDG0 RBPU: PORTB Pull-up Enable bit 1 = All PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch values INTEDG0: External Interrupt 0 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge INTEDG1: External Interrupt 1 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge INTEDG2: External Interrupt 2 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge INTEDG3: External Interrupt 3 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge TMR0IP: TMR0 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority INT3IP: INT3 External Interrupt Priority bit 1 = High priority 0 = Low priority RBIP: RB Port Change Interrupt Priority bit 1 = High priority 0 = Low priority bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling. DS39960B-page 142 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 11-3: R/W-1 INT2IP bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown INTCON3: INTERRUPT CONTROL REGISTER 3 R/W-0 INT3IE R/W-0 INT2IE R/W-0 INT1IE R/W-0 INT3IF R/W-0 INT2IF R/W-0 INT1IF bit 0 R/W-1 INT1IP INT2IP: INT2 External Interrupt Priority bit 1 = High priority 0 = Low priority INT1IP: INT1 External Interrupt Priority bit 1 = High priority 0 = Low priority INT3IE: INT3 External Interrupt Enable bit 1 = Enables the INT3 external interrupt 0 = Disables the INT3 external interrupt INT2IE: INT2 External Interrupt Enable bit 1 = Enables the INT2 external interrupt 0 = Disables the INT2 external interrupt INT1IE: INT1 External Interrupt Enable bit 1 = Enables the INT1 external interrupt 0 = Disables the INT1 external interrupt INT3IF: INT3 External Interrupt Flag bit 1 = The INT3 external interrupt occurred (Bit must be cleared in software.) 0 = The INT3 external interrupt did not occur INT2IF: INT2 External Interrupt Flag bit 1 = The INT2 external interrupt occurred (must be cleared in software) 0 = The INT2 external interrupt did not occur INT1IF: INT1 External Interrupt Flag bit 1 = The INT1 external interrupt occurred (must be cleared in software) 0 = The INT1 external interrupt did not occur bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling. 2010 Microchip Technology Inc. Preliminary DS39960B-page 143 PIC18F87K22 FAMILY 11.2 PIR Registers The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are six Peripheral Interrupt Request (Flag) registers (PIR1 through PIR6). Note 1: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>). 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt. REGISTER 11-4: U-0 PSPIF bit 7 Legend: R = Readable bit -n = Value at POR bit 7 PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1 R-0 RC1IF R-0 TX1IF R/W-0 SSP1IF R/W-0 TMR1GIF R/W-0 TMR2IF R/W-0 TMR1IF bit 0 ADIF R/W-0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit 1 = A read or write operation has taken place (must be cleared in software) 0 = No read or write operation has occurred ADIF: A/D Converter Interrupt Flag bit 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete RC1IF: EUSART Receive Interrupt Flag bit 1 = The EUSART receive buffer, RCREG1, is full (cleared when RCREG1 is read) 0 = The EUSART receive buffer is empty TX1IF: EUSART Transmit Interrupt Flag bit 1 = The EUSART transmit buffer, TXREG1, is empty (cleared when TXREG1 is written) 0 = The EUSART transmit buffer is full SSP1IF: Master Synchronous Serial Port Interrupt Flag bit 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive TMR1GIF: Timer1 Gate Interrupt Flag bit 1 = Timer gate interrupt occurred (This must be cleared in software.) 0 = No timer gate interrupt occurred TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 DS39960B-page 144 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 11-5: R/W-0 OSCFIF bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2 U-0 -- R/W-0 SSP2IF R/W-0 BCL2IF R/W-0 BCL1IF R/W-0 HLVDIF R/W-0 TMR3IF R/W-0 TMR3GIF bit 0 OSCFIF: Oscillator Fail Interrupt Flag bit 1 = Device oscillator failed, clock input has changed to INTOSC (bit must be cleared in software) 0 = Device clock is operating Unimplemented: Read as `0' SSP2IF: Master Synchronous Serial Port Interrupt Flag bit 1 = The transmission/reception has been completed (bit must be cleared in software) 0 = Waiting to transmit/receive BCL2IF: Bus Collision Interrupt Flag bit 1 = A bus collision occurred (bit must be cleared in software) 0 = No bus collision occurred BCL1IF: Bus Collision Interrupt Flag bit 1 = A bus collision occurred (bit must be cleared in software) 0 = No bus collision occurred HLVDIF: High/Low-Voltage Detect Interrupt Flag bit 1 = A low-voltage condition occurred (bit must be cleared in software) 0 = The device voltage is above the regulator's low-voltage trip point TMR3IF: TMR3 Overflow Interrupt Flag bit 1 = TMR3 register overflowed (bit must be cleared in software) 0 = TMR3 register did not overflow TMR3GIF: TMR3 Gate Interrupt Flag bit 1 = Timer gate interrupt occurred (bit must be cleared in software) 0 = No timer gate interrupt occurred bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 2010 Microchip Technology Inc. Preliminary DS39960B-page 145 PIC18F87K22 FAMILY REGISTER 11-6: R/W-0 TMR5GIF bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown PIR3: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 3 R-0 RC2IF R-0 TX2IF R/W-0 CTMUIF R/W-0 CCP2IF R/W-0 CCP1IF R/W-0 RTCCIF bit 0 -- R/W-0 TMR5GIF: Timer5 Gate Interrupt Flag bit 1 = Timer gate interrupt occured (bit must be cleared in software) 0 = No timer gate interrupt occured Unimplemented: Read as `0' RC2IF: EUSART Receive Interrupt Flag bit 1 = The EUSART receive buffer, RCREG2, is full (cleared when RCREG2 is read) 0 = The EUSART receive buffer is empty TX2IF: EUSART Transmit Interrupt Flag bit 1 = The EUSART transmit buffer, TXREG2, is empty (cleared when TXREG2 is written) 0 = The EUSART transmit buffer is full CTMUIF: CTMU Interrupt Flag bit 1 = CTMU interrupt occured (must be cleared in software) 0 = No CTMU interrupt occured CCP2IF: ECCP2 Interrupt Flag bit Capture mode: 1 = A TMR register capture occurred (must be cleared in software) 0 = No TMR register capture occurred Compare mode: 1 = A TMR register compare match occurred (must be cleared in software) 0 = No TMR register compare match occurred PWM mode: Unused in this mode. CCP1IF: ECCP1 Interrupt Flag bit Capture mode: 1 = A TMR register capture occurred (must be cleared in software) 0 = No TMR register capture occurred Compare mode: 1 = A TMR register compare match occurred (must be cleared in software) 0 = No TMR register compare match occurred PWM mode: Unused in this mode. RTCCIF: RTCC Interrupt Flag bit 1 = RTCC interrupt occured (must be cleared in software) 0 = No RTCC interrupt occured bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 DS39960B-page 146 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 11-7: R/W-0 CCP10IF bit 7 Legend: R = Readable bit -n = Value at POR bit 7-1 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown (1) PIR4: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 4 R/W-0 R/W-0 CCP8IF R/W-0 CCP7IF R/W-0 CCP6IF R/W-0 CCP5IF R/W-0 CCP4IF R/W-0 CCP3IF bit 0 CCP9IF(1) CCP<10:4>IF: CCP<10:4> Interrupt Flag bits(1) Capture Mode: 1 = A TMR register capture occurred (bit must be cleared in software) 0 = No TMR register capture occurred Compare Mode: 1 = A TMR register compare match occurred (must be cleared in software) 0 = No TMR register compare match occurred PWM Mode: Not used in PWM mode. CCP3IF: ECCP3 Interrupt Flag bits Capture Mode: 1 = A TMR register capture occurred (bit must be cleared in software) 0 = No TMR register capture occurred Compare Mode: 1 = A TMR register compare match occurred (must be cleared in software) 0 = No TMR register compare match occurred PWM Mode: Not used in PWM mode. Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). bit 0 Note 1: 2010 Microchip Technology Inc. Preliminary DS39960B-page 147 PIC18F87K22 FAMILY REGISTER 11-8: R/W-0 TMR7GIF(1) bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown PIR5: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 5 R/W-0 R/W-0 TMR10IF(1) R/W-0 TMR8IF R/W-0 TMR7IF(1) R/W-0 TMR6IF R/W-0 TMR5IF R/W-0 TMR4IF bit 0 TMR12IF(1) TMR7GIF: TMR7 Gate Interrupt Flag bits(1) 1 = TMR gate interrupt occurred (bit must be cleared in software) 0 = No TMR gate occurred TMR12IF: TMR12 to PR12 Match Interrupt Flag bit(1) 1 = TMR12 to PR12 match occurred (must be cleared in software) 0 = No TMR12 to PR12 match occurred TMR10IF: TMR10 to PR10 Match Interrupt Flag bit(1) 1 = TMR10 to PR10 match occurred (must be cleared in software) 0 = No TMR10 to PR10 match occurred TMR8IF: TMR8 to PR8 Match Interrupt Flag bit 1 = TMR8 to PR8 match occurred (must be cleared in software) 0 = No TMR8 to PR8 match occurred TMR7IF: TMR7 Overflow Interrupt Flag bit(1) 1 = TMR7 register overflowed (must be cleared in software) 0 = TMR7 register did not overflow TMR6IF: TMR6 to PR6 Match Interrupt Flag bit 1 = TMR6 to PR6 match occurred (must be cleared in software) 0 = No TMR6 to PR6 match occurred TMR5IF: TMR5 Overflow Interrupt Flag bit 1 = TMR5 register overflowed (must be cleared in software) 0 = TMR5 register did not overflow TMR4IF: TMR4 to PR4 Match Interrupt Flag bit 1 = TMR4 to PR4 match occurred (must be cleared in software) 0 = No TMR4 to PR4 match occurred Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: DS39960B-page 148 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 11-9: U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7-5 bit 4 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown PIR6: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 6 U-0 -- U-0 -- R/W-0 EEIF U-0 -- R/W-0 CMP3IF R/W-0 CMP2IF R/W-0 CMP1IF bit 0 Unimplemented: Read as `0' EEIF: Data EEDATA/Flash Write Operation Interrupt Flag bit 1 = The write operation is complete (must be cleared in software) 0 = The write operation is not complete or has not been started Unimplemented: Read as `0' CMP3IF: CMP3 Interrupt Flag bit 1 = CMP3 interrupt occurred (must be cleared in software) 0 = No CMP3 interrupt occurred CMP2IF: CMP2 Interrupt Flag bit 1 = CMP2 interrupt occurred (must be cleared in software) 0 = No CMP2 interrupt occurred CMP1IF: CM1 Interrupt Flag bit 1 = CMP1 interrupt occurred (must be cleared in software) 0 = No CMP1 interrupt occurred bit 3 bit 2 bit 1 bit 0 2010 Microchip Technology Inc. Preliminary DS39960B-page 149 PIC18F87K22 FAMILY 11.3 PIE Registers The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are six Peripheral Interrupt Enable registers (PIE1 through PIE6). When IPEN (RCON<7>) = 0, the PEIE bit must be set to enable any of these peripheral interrupts. REGISTER 11-10: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1 U-0 PSPIE bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R/W-0 ADIE R/W-0 RC1IE R/W-0 TX1IE R/W-0 SSP1IE R/W-0 TMR1GIE R/W-0 TMR2IE R/W-0 TMR1IE bit 0 PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit 1 = Enables the PSP read/write interrupt 0 = Disables the PSP read/write interrupt ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D interrupt 0 = Disables the A/D interrupt RC1IE: EUSART Receive Interrupt Enable bit 1 = Enables the EUSART receive interrupt 0 = Disables the EUSART receive interrupt TX1IE: EUSART Transmit Interrupt Enable bit 1 = Enables the EUSART transmit interrupt 0 = Disables the EUSART transmit interrupt SSP1IE: Master Synchronous Serial Port Interrupt Enable bit 1 = Enables the MSSP interrupt 0 = Disables the MSSP interrupt TMR1GIE: TMR1 Gate Interrupt Enable bit 1 = Enables the gate 0 = Disabled the gate TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt TMR1IE: TMR1 Overflow Interrupt Enable bit 1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 DS39960B-page 150 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 11-11: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2 R/W-0 OSCFIE bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown U-0 -- R/W-0 SSP2IE R/W-0 BCL2IE R/W-0 BCL1IE R/W-0 HLVDIE R/W-0 TMR3IE R/W-0 TMR3GIE bit 0 OSCFIE: Oscillator Fail Interrupt Enable bit 1 = Enabled 0 = Disabled Unimplemented: Read as `0' SSP2IE: Master Synchronous Serial Port 2 Interrupt Enable bit 1 = Enables the MSSP interrupt 0 = Disables the MSSP interrupt BCL2IE: Bus Collision Interrupt Enable bit 1 = Enables the bus collision interrupt 0 = Disables the bus collision interrupt BCL1IE: Bus Collision Interrupt Enable bit 1 = Enabled 0 = Disabled HLVDIE: High/Low-Voltage Detect Interrupt Enable bit 1 = Enabled 0 = Disabled TMR3IE: TMR3 Overflow Interrupt Enable bit 1 = Enabled 0 = Disabled TMR3GIE: Timer3 Gate Interrupt Enable bit 1 = Enabled 0 = Disabled bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 2010 Microchip Technology Inc. Preliminary DS39960B-page 151 PIC18F87K22 FAMILY REGISTER 11-12: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3 R/W-0 TMR5GIE bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R/W-0 -- R-0 RC2IE R-0 TX2IE R/W-0 CTMUIE R/W-0 CCP2IE R/W-0 CCP1IE R/W-0 RTCCIE bit 0 TMR5GIE: Timer5 Gate Interrupt Enable bit 1 = Enabled 0 = Disabled Unimplemented: Read as `0' RC2IE: EUSART Receive Interrupt Enable bit 1 = Enabled 0 = Disabled TX2IE: EUSART Transmit Interrupt Enable bit 1 = Enabled 0 = Disabled CTMUIE: CTMU Interrupt Enable bit 1 = Enabled 0 = Disabled CCP2IE: ECCP2 Interrupt Enable bit 1 = Enabled 0 = Disabled CCP1IE: ECCP1 Interrupt Enable bit 1 = Enabled 0 = Disabled RTCCIE: RTCC Interrupt Enable bit 1 = Enabled 0 = Disabled bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 REGISTER 11-13: PIE4: PERIPHERAL INTERRUPT ENABLE REGISTER 4 R/W-0 CCP10IE(1) bit 7 Legend: R = Readable bit -n = Value at POR bit 7-0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R/W-0 CCP9IE(1) R/W-0 CCP8IE R/W-0 CCP7IE R/W-0 CCP6IE R/W-0 CCP5IE R/W-0 CCP4IE R/W-0 CCP3IE bit 0 CCP<10:3>IE: CCP<10:3> Interrupt Enable bits(1) 1 = Enabled 0 = Disabled CCP10IE:CCP9IE are unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). Note 1: DS39960B-page 152 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 11-14: PIE5: PERIPHERAL INTERRUPT ENABLE REGISTER 5 R/W-0 TMR7GIE bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown (1) R/W-0 TMR12IE(1) R/W-0 TMR10IE(1) R/W-0 TMR8IE R/W-0 TMR7IE(1) R/W-0 TMR6IE R/W-0 TMR5IE R/W-0 TMR4IE bit 0 TMR7GIE: TMR7 Gate Interrupt Enable bit(1) 1 = Enabled 0 = Disabled TMR12IE: TMR12 to PR12 Match Interrupt Enable bit(1) 1 = Enables the TMR12 to PR12 match interrupt 0 = Disables the TMR12 to PR12 match interrupt TMR10IE: TMR10 to PR10 Match Interrupt Enable bit(1) 1 = Enables the TMR10 to PR10 match interrupt 0 = Disables the TMR10 to PR10 match interrupt TMR8IE: TMR8 to PR8 Match Interrupt Enable bit 1 = Enables the TMR8 to PR8 match interrupt 0 = Disables the TMR8 to PR8 match interrupt TMR7IE: TMR7 Overflow Interrupt Enable bit(1) 1 = Enables the TMR7 overflow interrupt 0 = Disables the TMR7 overflow interrupt TMR6IE: TMR6 to PR6 Match Interrupt Enable bit 1 = Enables the TMR6 to PR6 match interrupt 0 = Disables the TMR6 to PR6 match interrupt TMR5IE: TMR5 Overflow Interrupt Enable bit 1 = Enables the TMR5 overflow interrupt 0 = Disables the TMR5 overflow interrupt TMR4IE: TMR4 to PR4 Match Interrupt Enable bit 1 = Enables the TMR4 to PR4 match interrupt 0 = Disables the TMR4 to PR4 match interrupt Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: 2010 Microchip Technology Inc. Preliminary DS39960B-page 153 PIC18F87K22 FAMILY REGISTER 11-15: PIE6: PERIPHERAL INTERRUPT ENABLE REGISTER 6 U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7-5 bit 4 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown U-0 -- U-0 -- R/W-0 EEIE U-0 -- R/W-0 CMP3IE R/W-0 CMP2IE R/W-0 CMP1IE bit 0 Unimplemented: Read as `0' EEIE: Data EEDATA/Flash Write Operation Enable bit 1 = Interrupt is enabled 0 = interrupt is disabled Unimplemented: Read as `0' CMP3IE: CMP3 Enable bit 1 = Interrupt is enabled 0 = interrupt is disabled CMP2E: CMP2 Enable bit 1 = Interrupt is enabled 0 = interrupt is disabled CMP1IE: CMP1 Enable bit 1 = Interrupt is enabled 0 = interrupt is disabled bit 3 bit 2 bit 1 bit 0 DS39960B-page 154 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 11.4 IPR Registers The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are six Peripheral Interrupt Priority registers (IPR1 through IPR6). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit (RCON<7>) be set. REGISTER 11-16: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1 R/W-1 PSPIP bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R/W-1 ADIP R/W-1 RC1IP R/W-1 TX1IP R/W-1 SSP1IP R/W-1 TMR1GIP R/W-1 TMR2IP R/W-1 TMR1IP bit 0 PSPIP: Parallel Slave Port Read/Write Interrupt Priority bit 1 = High priority 0 = Low priority ADIP: A/D Converter Interrupt Priority bit 1 = High priority 0 = Low priority RC1IP: EUSART Receive Interrupt Priority bit 1 = High priority 0 = Low priority TX1IP: EUSART Transmit Interrupt Priority bit 1 = High priority 0 = Low priority bit 6 bit 5 bit 4 bit 3 SSP1IP: Master Synchronous Serial Port Interrupt Priority bit 1 = High priority 0 = Low priority TMR1GIP: Timer1 Gate Interrupt Priority bit 1 = High priority 0 = Low priority TMR2IP: TMR2 to PR2 Match Interrupt Priority bit 1 = High priority 0 = Low priority TMR1IP: TMR1 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority bit 2 bit 1 bit 0 2010 Microchip Technology Inc. Preliminary DS39960B-page 155 PIC18F87K22 FAMILY REGISTER 11-17: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2 R/W-1 OSCFIP bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown U-0 -- R/W-1 SSP2IP R/W-1 BCL2IP R/W-1 BCL1IP R/W-1 HLVDIP R/W-1 TMR3IP R/W-1 TMR3GIP bit 0 OSCFIP: Oscillator Fail Interrupt Priority bit 1 = High priority 0 = Low priority Unimplemented: Read as `0' SSP2IP: Master Synchronous Serial Port 2 Interrupt Priority bit 1 = High priority 0 = Low priority BCL2IP: Bus Collision Interrupt priority bit (MSSP) 1 = High priority 0 = Low priority BCL1IP: Bus Collision Interrupt Priority bit 1 = High priority 0 = Low priority HLVDIP: High/Low-Voltage Detect Interrupt Priority bit 1 = High priority 0 = Low priority TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority TMR3GIP: TMR3 Gate Interrupt Priority bit 1 = High priority 0 = Low priority bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 DS39960B-page 156 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 11-18: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3 R/W-1 TMR5GIP bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown U-0 -- R-1 RC2IP R-1 TX2IP R/W-1 CTMUIP R/W-1 CCP2IP R/W-1 CCP1IP R/W-1 RTCCIP bit 0 TMR5GIP: Timer5 Gate interrupt Priority bit 1 = High priority 0 = Low priority Unimplemented: Read as `0' RC2IP: EUSART Receive Priority Flag bit 1 = High priority 0 = Low priority TX2IP: EUSART Transmit Interrupt Priority bit 1 = High priority 0 = Low priority CTMUIP: CTMU Interrupt Priority bit 1 = High priority 0 = Low priority CCP2IP: ECCP2 Interrupt Priority bit 1 = High priority 0 = Low priority CCP1IP: ECCP1 Interrupt Priority bit 1 = High priority 0 = Low priority RTCCIP: RTCC Interrupt Priority bit 1 = High priority 0 = Low priority bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 REGISTER 11-19: IPR4: PERIPHERAL INTERRUPT PRIORITY REGISTER 4 R/W-1 CCP10IP(1) bit 7 Legend: R = Readable bit -n = Value at POR bit 7-0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R/W-1 CCP9IP(1) R/W-1 CCP8IP R/W-1 CCP7IP R/W-1 CCP6IP R/W-1 CCP5IP R/W-1 CCP4IP R/W-1 CCP3IP bit 0 CCP<10:3>IP: CCP<10:3> Interrupt Priority bit(1) 1 = High priority 0 = Low priority CCP10IP and CCP9IP are unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). Note 1: 2010 Microchip Technology Inc. Preliminary DS39960B-page 157 PIC18F87K22 FAMILY REGISTER 11-20: IPR5: PERIPHERAL INTERRUPT PRIORITY REGISTER 5 R/W-1 TMR7GIP bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown (1) R/W-1 TMR12IP(1) R/W-1 TMR10IP(1) R/W-1 TMR8IP R/W-1 TMR7IP(1) R/W-1 TMR6IP R/W-1 TMR5IP R/W-1 TMR4IP bit 0 TMR7GIP: TMR7 Gate Interrupt Priority bit(1) 1 = High priority 0 = Low priority TMR12IP: TMR12 to PR12 Match Interrupt Priority bit(1) 1 = High priority 0 = Low priority TMR10IP: TMR10 to PR10 Match Interrupt Priority bit(1) 1 = High priority 0 = Low priority TMR8IP: TMR8 to PR8 Match Interrupt Priority bit 1 = High priority 0 = Low priority TMR7IP: TMR7 Overflow Interrupt Priority bit(1) 1 = High priority 0 = Low priority TMR6IP: TMR6 to PR6 Match Interrupt Priority bit 1 = High priority 0 = Low priority TMR5IP: TMR5 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority TMR4IP: TMR4 to PR4 Match Interrupt Priority bit 1 = High priority 0 = Low priority Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: DS39960B-page 158 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 11-21: IPR6: PERIPHERAL INTERRUPT PRIORITY REGISTER 6 U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7-5 bit 4 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown U-0 -- U-0 -- R/W-1 EEIE U-0 -- R/W-1 CMP3IE R/W-1 CMP2IE R/W-1 CMP1IE bit 0 Unimplemented: Read as `0' EEIP: EE Interrupt Priority bit 1 = High priority 0 = Low priority Unimplemented: Read as `0' CMP3IP: CMP3 Interrupt Priority bit 1 = High priority 0 = Low priority CMP2IP: CMP2 Interrupt Priority bit 1 = High priority 0 = Low priority CMP1IP: CMP1 Interrupt Priority bit 1 = High priority 0 = Low priority bit 3 bit 2 bit 1 bit 0 2010 Microchip Technology Inc. Preliminary DS39960B-page 159 PIC18F87K22 FAMILY 11.5 RCON Register The RCON register contains bits used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the bit that enables interrupt priorities (IPEN). REGISTER 11-22: RCON: RESET CONTROL REGISTER R/W-0 IPEN bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R/W-1 SBOREN R/W-1 CM R/W-1 RI R-1 TO R-1 PD R/W-0 POR R/W-0 BOR bit 0 IPEN: Interrupt Priority Enable bit 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode) SBOREN: Software BOR Enable bit For details of bit operation, see Register 5-1. CM: Configuration Mismatch Flag bit 1 = A Configuration Mismatch Reset has not occurred 0 = A Configuration Mismatch Reset has occurred (must be subsequently set in software) RI: RESET Instruction Flag bit For details of bit operation, see Register 5-1. TO: Watchdog Timer Time-out Flag bit For details of bit operation, see Register 5-1. PD: Power-Down Detection Flag bit For details of bit operation, see Register 5-1. POR: Power-on Reset Status bit For details of bit operation, see Register 5-1. BOR: Brown-out Reset Status bit For details of bit operation, see Register 5-1. bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 DS39960B-page 160 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 11.6 INTx Pin Interrupts 11.7 TMR0 Interrupt External interrupts on the RB0/INT0, RB1/INT1, RB2/INT2 and RB3/INT3 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge. If that bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxIF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxIE. Before re-enabling the interrupt, the flag bit (INTxIF) must be cleared in software in the Interrupt Service Routine. All external interrupts (INT0, INT1, INT2 and INT3) can wake up the processor from the power-managed modes, if bit, INTxIE, was set prior to going into the power-managed modes. If the Global Interrupt Enable bit (GIE) is set, the processor will branch to the interrupt vector following wake-up. The interrupt priority for INT1, INT2 and INT3 is determined by the value contained in the Interrupt Priority bits, INT1IP (INTCON3<6>), INT2IP (INTCON3<7>) and INT3IP (INTCON2<1>). There is no priority bit associated with INT0. It is always a high-priority interrupt source. In 8-bit mode (the default), an overflow in the TMR0 register (FFh 00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh 0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). For further details on the Timer0 module, see Section 13.0 "Timer0 Module". 11.8 PORTB Interrupt-on-Change An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>). 11.9 Context Saving During Interrupts During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the Fast Return Stack. If a fast return from interrupt is not used (see Section 6.3 "Data Memory Organization"), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine (ISR). Depending on the user's application, other registers also may need to be saved. Example 11-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine. EXAMPLE 11-1: MOVWF MOVFF MOVFF ; ; USER ; MOVFF MOVF MOVFF SAVING STATUS, WREG AND BSR REGISTERS IN RAM ; W_TEMP is in virtual bank ; STATUS_TEMP located anywhere ; BSR_TMEP located anywhere W_TEMP STATUS, STATUS_TEMP BSR, BSR_TEMP ISR CODE BSR_TEMP, BSR W_TEMP, W STATUS_TEMP, STATUS ; Restore BSR ; Restore WREG ; Restore STATUS 2010 Microchip Technology Inc. Preliminary DS39960B-page 161 PIC18F87K22 FAMILY TABLE 11-1: Name INTCON INTCON2 INTCON3 PIR1 PIR2 PIR3 PIR4 PIR5 PIR6 PIE1 PIE2 PIE3 PIE4 PIE5 PIE6 IPR1 IPR2 IPR3 IPR4 IPR5 IPR6 RCON SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS Bit 7 GIE/GIEH RBPU INT2IP PSPIP OSCFIF TMR5GIF CCP10IF(1) Bit 6 PEIE/GIEL INTEDG0 INT1IP ADIF -- -- CCP9IF(1) TMR12IF -- ADIE -- -- CCP9IE(1) TMR12IE(1) -- ADIP -- -- CCP9IP(1) TMR12IP(1) -- SBOREN (1) Bit 5 TMR0IE INTEDG1 INT3IE RC1IF SSP2IF RC2IF CCP8IF TMR10IF -- RC1IE SSP2IE RC2IE CCP8IE TMR10IE(1) -- RC1IP SSP2IP RC2IP CCP8IP TMR10IP(1) -- CM (1) Bit 4 INT0IE INTEDG2 INT2IE TX1IF BCL2IF TX2IF CCP7IF TMR8IF EEIF TX1IE BCL2IE TX2IE CCP7IE TMR8IE EEIE TX1IP BCL2IP TX2IP CCP7IP TMR8IP EEIE RI Bit 3 RBIE INTEDG3 INT1IE SSP1IF BCL1IF CTMUIF CCP6IF TMR7IF -- SSP1IE BCL1IE CTMUIE CCP6IE TMR7IE(1) -- SSP1IP BCL1IP CTMUIP CCP6IP TMR7IP(1) -- TO (1) Bit 2 TMR0IF TMR0IP INT3IF TMR1GIF HLVDIF CCP2IF CCP5IF TMR6IF CMP3IF TMR1GIE HLVDIE CCP2IE CCP5IE TMR6IE CMP3IE TMR1GIP HLVDIP CCP2IP CCP5IP TMR6IP CMP3IE PD Bit 1 INT0IF INT3IP INT2IF TMR2IF TMR3IF CCP1IF CCP4IF TMR5IF CMP2IF TMR2IE TMR3IE CCP1IE CCP4IE TMR5IE CMP2IE TMR2IP TMR3IP CCP1IP CCP4IP TMR5IP CMP2IE POR Bit 0 RBIF RBIP INT1IF TMR1IF TMR3GIF RTCCIF CCP3IF TMR4IF CMP1IF TMR1IE TMR3GIE RTCCIE CCP3IE TMR4IE CMP1IE TMR1IP TMR3GIP RTCCIP CCP3IP TMR4IP CMP1IE BOR TMR7GIF(1) -- PSPIE OSCFIE TMR5GIE CCP10IE(1) TMR7GIE(1) -- PSPIP OSCFIP TMR5GIP CCP10IP(1) TMR7GIP(1) -- IPEN Legend: Shaded cells are not used by the interrupts. Note 1: Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). DS39960B-page 162 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 12.0 I/O PORTS 12.1 I/O Port Pin Capabilities Depending on the device selected and features enabled, there are up to nine ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin. Each port has three memory mapped registers for its operation: * TRIS register (Data Direction register) * PORT register (reads the levels on the pins of the device) * LAT register (Output Latch register) Reading the PORT register reads the current status of the pins, whereas writing to the PORT register writes to the Output Latch (LAT) register. Setting a TRIS bit (= 1) makes the corresponding PORT pin an input (putting the corresponding output driver in a High-Impedance mode). Clearing a TRIS bit (= 0) makes the corresponding port pin an output (i.e., put the contents of the corresponding LAT bit on the selected pin). The Output Latch (LAT register) is useful for read-modify-write operations on the value that the I/O pins are driving. Read-modify-write operations on the LAT register read and write the latched output value for the PORT register. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 12-1. When developing an application, the capabilities of the port pins must be considered. Outputs on some pins have higher output drive strength than others. Similarly, some pins can tolerate higher than VDD input levels. All of the digital ports are 5.5V input tolerant. The analog ports have the same tolerance - having clamping diodes implemented internally. 12.1.1 PIN OUTPUT DRIVE When used as digital I/O, the output pin drive strengths vary, according to the pins' grouping to meet the needs for a variety of applications. In general, there are two classes of output pins, in terms of drive capability: * Outputs designed to drive higher current loads such as LEDs: - PORTA - PORTB - PORTC * Outputs with lower drive levels, but capable of driving normal digital circuit loads with a high input impedance. Able to drive LEDs, but only those with smaller current requirements: - PORTD - PORTE - PORTF - PORTG - PORTH() - PORTJ() These ports are not available on 64-pin devices. 12.1.2 PULL-UP CONFIGURATION FIGURE 12-1: GENERIC I/O PORT OPERATION RD LAT Data Bus WR LAT or PORT Four of the I/O ports (PORTB, PORTD, PORTE and PORTJ) implement configurable weak pull-ups on all pins. These are internal pull-ups that allow floating digital input signals to be pulled to a consistent level without the use of external resistors. The pull-ups are enabled with a single bit for each of the ports: RBPU (INTCON2<7>) for PORTB, and RDPU, REPU and RJPU (PADCFG1<7:5>) for the other ports. I/O Pin D CKx Q Data Latch D WR TRIS CKx TRIS Latch RD TRIS Input Buffer Q Q D EN EN RD PORT 2010 Microchip Technology Inc. Preliminary DS39960B-page 163 PIC18F87K22 FAMILY REGISTER 12-1: R/W-0 RDPU bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown PADCFG1: PAD CONFIGURATION REGISTER R/W-0 RJPU(2) U-0 -- U-0 -- R/W-0 RTSECSEL1(1) R/W-0 RTSECSEL0(1) U-0 -- bit 0 R/W-0 REPU RDPU: PORTD Pull-up Enable bit 1 = PORTD pull-up resistors are enabled by individual port latch values 0 = All PORTD pull-up resistors are disabled REPU: PORTE Pull-up Enable bit 1 = PORTE pull-up resistors are enabled by individual port latch values 0 = All PORTE pull-up resistors are disabled RJPU: PORTJ Pull-up Enable bit(2) 1 = PORTJ pull-up resistors are enabled by individual port latch values 0 = All PORTJ pull-up resistors are disabled Unimplemented: Read as `0' RTSECSEL<1:0>: RTCC Seconds Clock Output Select bits(1) 11 = Reserved; do not use 10 = RTCC source clock is selected for the RTCC pin (pin can be LF-INTOSC or SOSC, depending on the RTCOSC (CONFIG3L<1>) bit setting) 01 = RTCC seconds clock is selected for the RTCC pin 00 = RTCC alarm pulse is selected for the RTCC pin Unimplemented: Read as `0' To enable the actual RTCC output, the RTCOE (RTCCFG<2>) bit must be set. Available only in 80-pin parts. bit 6 bit 5 bit 4-3 bit 2-1 bit 0 Note 1: 2: DS39960B-page 164 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 12.1.3 OPEN-DRAIN OUTPUTS FIGURE 12-2: The output pins for several peripherals are also equipped with a configurable, open-drain output option. This allows the peripherals to communicate with external digital logic, operating at a higher voltage level, without the use of level translators. The open-drain option is implemented on port pins specifically associated with the data and clock outputs of the USARTs, the MSSP module (in SPI mode) and the CCP modules. This option is selectively enabled by setting the open-drain control bits in the registers ODCON1, ODCON2 and ODCON3. When the open-drain option is required, the output pin must also be tied through an external pull-up resistor provided by the user to a higher voltage level, up to 5V (Figure 12-2). When a digital logic high signal is output, it is pulled up to the higher voltage level. USING THE OPEN-DRAIN OUTPUT (USART SHOWN AS EXAMPLE) +5V 3.3V PIC18F87K22 VDD TXX (at logic `1') 3.3V 5V REGISTER 12-2: R/W-0 SSP1OD bit 7 Legend: R = Readable bit -n = Value at POR bit 7 ODCON1: PERIPHERAL OPEN-DRAIN CONTROL REGISTER 1 R/W-0 R/W-0 CCP1OD U-0 -- U-0 -- U-0 -- U-0 -- R/W-0 SSP2OD bit 0 CCP2OD W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown SSP1OD: MSSP1 Open-Drain Output Enable bit 1 = Open-drain capability enabled 0 = Open-drain capability disabled CCP2OD: ECCP2 Open-Drain Output Enable bit 1 = Open-drain capability enabled 0 = Open-drain capability disabled CCP1OD: CCP10 Open-Drain Output Enable bit 1 = Open-drain capability enabled 0 = Open-drain capability disabled Unimplemented: Read as `0' SSP2OD: MSSP2 Open-Drain Output Enable bit 1 = Open-drain capability enabled 0 = Open-drain capability disabled bit 6 bit 5 bit 4-1 bit 0 2010 Microchip Technology Inc. Preliminary DS39960B-page 165 PIC18F87K22 FAMILY REGISTER 12-3: R/W-0 CCP10OD bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown (1) ODCON2: PERIPHERAL OPEN-DRAIN CONTROL REGISTER 2 R/W-0 R/W-0 CCP8OD R/W-0 CCP7OD R/W-0 CCP6OD R/W-0 CCP5OD R/W-0 CCP4OD R/W-0 CCP3OD bit 0 CCP9OD(1) CCP10OD: CCP10 Open-Drain Output Enable bit(1) 1 = Open-drain capability enabled 0 = Open-drain capability disabled CCP9OD: CCP9 Open-Drain Output Enable bit(1) 1 = Open-drain capability enabled 0 = Open-drain capability disabled CCP8OD: CCP8 Open-Drain Output Enable bit 1 = Open-drain capability enabled 0 = Open-drain capability disabled CCP7OD: CCP7 Open-Drain Output Enable bit 1 = Open-drain capability enabled 0 = Open-drain capability disabled CCP6OD: CCP6 Open-Drain Output Enable bit 1 = Open-drain capability enabled 0 = Open-drain capability disabled CCP5OD: CCP5 Open-Drain Output Enable bit 1 = Open-drain capability enabled 0 = Open-drain capability disabled CCP4OD: CCP4 Open-Drain Output Enable bit 1 = Open-drain capability enabled 0 = Open-drain capability disabled CCP3OD: ECCP3 Open-Drain Output Enable bit 1 = Open-drain capability enabled 0 = Open-drain capability disabled Not implemented on devices with 32-byte program memory (PIC18FX5K22). bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: DS39960B-page 166 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 12-4: R/W-0 U2OD bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown ODCON3: PERIPHERAL OPEN-DRAIN CONTROL REGISTER 3 R/W-0 U1OD U-0 -- U-0 -- U-0 -- U-0 -- U-0 -- R/W-0 CTMUDS bit 0 U2OD: EUSART2 Open-Drain Output Enable bit 1 = Open-drain capability enabled 0 = Open-drain capability disabled U1OD: EUSART1 Open-Drain Output Enable bit 1 = Open-drain capability enabled 0 = Open-drain capability disabled Unimplemented: Read as `0' CTMUDS: CTMU Pulse Delay Enable bit 1 = Pulse delay input for CTMU enabled on pin, RF1 0 = Pulse delay input for CTMU disabled on pin, RF1 Setting these registers makes the corresponding pins analog and clearing the registers makes the ports digital. For details on these registers, see Section 23.0 "12-Bit Analog-to-Digital Converter (A/D) Module" bit 6 bit 5-1 bit 0 12.1.4 ANALOG AND DIGITAL PORTS Many of the ports multiplex analog and digital functionality, providing a lot of flexibility for hardware designers. PIC18F87K22 family devices can make any analog pin analog or digital, depending on an application's needs. The ports' analog/digital functionality is controlled by the registers: ANCON0, ANCON1 and ANCON2. 2010 Microchip Technology Inc. Preliminary DS39960B-page 167 PIC18F87K22 FAMILY 12.2 PORTA, TRISA and LATA Registers OSC2/CLKO/RA6 and OSC1/CLKI/RA7 normally serve as the external circuit connections for the external (primary) oscillator circuit (HS Oscillator modes), or the external clock input and output (EC Oscillator modes). In these cases, RA6 and RA7 are not available as digital I/O and their corresponding TRIS and LAT bits are read as `0'. When the device is configured to use HF-INTOSC, MF-INTOSC or LF-INTOSC as the default oscillator mode, RA6 and RA7 are automatically configured as digital I/O; the oscillator and clock in/clock out functions are disabled. RA5 has additional functionality for Timer1 and Timer3. It can be configured as the Timer1 clock input or the Timer3 external clock gate input. PORTA is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISA and LATA. RA4/T0CKI is a Schmitt Trigger input. All other PORTA pins have TTL input levels and full CMOS output drivers. RA5 and RA<3:0> are multiplexed with analog inputs for the A/D Converter. The operation of the analog inputs as A/D Converter inputs is selected by clearing or setting the ANSEL control bits in the ANCON1 register. The corresponding TRISA bits control the direction of these pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs. Note: RA5 and RA<3:0> are configured as analog inputs on any Reset and are read as `0'. RA4 is configured as a digital input. EXAMPLE 12-1: CLRF CLRF BANKSEL MOVLW MOVWF BANKSEL MOVLW MOVWF PORTA LATA ANCON1 00h ANCON1 TRISA 0BFh TRISA ; ; ; ; ; ; ; ; ; ; ; ; INITIALIZING PORTA Initialize PORTA by clearing output latches Alternate method to clear output data latches Select bank with ANCON1 register Configure A/D for digital inputs Select bank with TRISA register Value used to initialize data direction Set RA<7, 5:0> as inputs, RA<6> as output DS39960B-page 168 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 12-1: Pin Name RA0/AN0/ULPWU PORTA FUNCTIONS Function RA0 AN0 ULPWU TRIS Setting 0 1 1 1 0 1 AN1 1 0 1 AN2 VREF1 1 0 1 AN3 VREF+ 1 1 0 1 T0CKI x 0 1 AN4 T1CKI T3G HLVDIN 1 x x 1 x x 0 1 x x 0 1 I/O O I I I O I I O I I I O I I I O I I O I I I I I O O O I I I O I I/O Type DIG TTL ANA ANA DIG TTL ANA DIG TTL ANA ANA DIG TTL ANA ANA DIG ST ST DIG TTL ANA ST ST ANA ANA DIG DIG TTL ANA ANA DIG TTL Description LATA<0> data output; not affected by analog input. PORTA<0> data input; disabled when analog input enabled. A/D Input Channel 0. Default input configuration on POR; does not affect digital output. Ultra low-power wake-up input. LATA<1> data output; not affected by analog input. PORTA<1> data input; disabled when analog input enabled. A/D Input Channel 1. Default input configuration on POR; does not affect digital output. LATA<2> data output; not affected by analog input. PORTA<2> data input; disabled when analog functions are enabled. A/D Input Channel 2. Default input configuration on POR. A/D and comparator low reference voltage input. LATA<3> data output; not affected by analog input. PORTA<3> data input; disabled when analog input is enabled. A/D Input Channel 3. Default input configuration on POR. A/D and comparator high reference voltage input. LATA<4> data output. PORTA<4> data input. Default configuration on POR. Timer0 clock input. LATA<5> data output; not affected by analog input. PORTA<5> data input; disabled when analog input enabled. A/D Input Channel 4. Default configuration on POR. Timer1 Clock Input. Timer3 External clock gate input. High/Low-Voltage Detect external trip point input. Main oscillator feedback output connection (HS, XT and LP modes). System cycle clock output (FOSC/4) (EC and INTOSC modes). LATA<6> data output; disabled when FOSC2 Configuration bit is set. PORTA<6> data input; disabled when FOSC2 Configuration bit is set. Main oscillator input connection (HS, XT and LP modes). Main external clock source input (EC modes). LATA<7> data output; disabled when FOSC2 Configuration bit is set. PORTA<7> data input; disabled when FOSC2 Configuration bit is set. RA1/AN1 RA1 RA2/AN2/VREF- RA2 RA3/AN3/VREF+ RA3 RA4/T0CKI RA4 RA5/AN4/T1CKI/ T3G/HLVDIN RA5 OSC2/CLKO/RA6 OSC2 CLKO RA6 OSC1/CLKI/RA7 OSC1 CLKI RA7 Legend: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option). TABLE 12-2: Name PORTA LATA TRISA ANCON0 Legend: Note 1: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA Bit 7 RA7(1) LATA7(1) Bit 6 RA6(1) LATA6(1) TRISA6(1) ANSEL6 Bit 5 RA5 LATA5 TRISA5 ANSEL5 Bit 4 RA4 LATA4 TRISA4 ANSEL4 Bit 3 RA3 LATA3 TRISA3 ANSEL3 Bit 2 RA2 LATA2 TRISA2 ANSEL2 Bit 1 RA1 LATA1 TRISA1 ANSEL1 Bit 0 RA0 LATA0 TRISA0 ANSEL0 TRISA7(1) ANSEL7 -- = unimplemented, read as `0'. Shaded cells are not used by PORTA. These bits are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read as `x'. 2010 Microchip Technology Inc. Preliminary DS39960B-page 169 PIC18F87K22 FAMILY 12.3 PORTB, TRISB and LATB Registers Four of the PORTB pins (RB<7:4>) have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur; any RB<7:4> pin configured as an output being excluded from the interrupt-on-change comparison. Comparisons with the input pins (of RB<7:4>) are made with the old value latched on the last read of PORTB. The "mismatch" outputs of RB<7:4> are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>). This interrupt can wake the device from power-managed modes. To clear the interrupt in the Interrupt Service Routine: a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction). This will end the mismatch condition. Wait one instruction cycle (such as executing a NOP instruction). Clear flag bit, RBIF. PORTB is an eight-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISB and LATB. All pins on PORTB are digital only. EXAMPLE 12-2: CLRF PORTB ; ; ; ; ; ; ; ; ; ; ; ; INITIALIZING PORTB Initialize PORTB by clearing output data latches Alternate method to clear output data latches Value used to initialize data direction Set RB<3:0> as inputs RB<5:4> as outputs RB<7:6> as inputs CLRF LATB MOVLW 0CFh MOVWF TRISB b) c) Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit, RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset. A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit, RBIF, to be cleared after one TCY delay. The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature. The RB<3:2> pins are multiplexed as CTMU edge inputs. RB5 has an additional function for Timer3 and Timer1. It can be configured for Timer3 clock input or Timer1 external clock gate input. TABLE 12-3: Pin Name RB0/INT0/FLT0 PORTB FUNCTIONS Function RB0 INT0 FLT0 TRIS Setting 0 1 1 x 0 1 INT1 1 0 1 INT2 CTED1 1 x I/O O I I I O I I O I I I I/O Type DIG TTL ST ST DIG TTL ST DIG TTL ST ST LATB<0> data output. PORTB<0> data input; weak pull-up when RBPU bit is cleared. External Interrupt 0 input. Enhanced PWM Fault input for ECCPx. LATB<1> data output. PORTB<1> data input; weak pull-up when RBPU bit is cleared. External Interrupt 1 input. LATB<2> data output. PORTB<2> data input; weak pull-up when RBPU bit is cleared. External Interrupt 2 input. CTMU Edge 1 input. Description RB1/INT1 RB1 RB2/INT2/CTED1 RB2 Legend: Note 1: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option). Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared and in Extended Microcontroller mode. DS39960B-page 170 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 12-3: Pin Name RB3/INT3/CTED2/ ECCP2/P2A PORTB FUNCTIONS (CONTINUED) Function RB3 INT3 CTED2 ECCP2 (1) TRIS Setting 0 1 1 x 0 1 I/O O I I I O I O I/O Type DIG TTL ST ST DIG ST DIG LATB<3> data output. Description PORTB<3> data input; weak pull-up when RBPU bit is cleared. External Interrupt 3 input. CTMU Edge 2 input. ECCP2 compare output and ECCP2 PWM output. Takes priority over port data. ECCP2 capture input. ECCP2 Enhanced PWM output, Channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. LATB<4> data output. PORTB<4> data input; weak pull-up when RBPU bit is cleared. Interrupt-on-pin change. LATB<5> data output. PORTB<5> data input; weak pull-up when RBPU bit is cleared. Interrupt-on-pin change. Timer3 clock input. Timer1 external clock gate input. LATB<6> data output. PORTB<6> data input; weak pull-up when RBPU bit is cleared. Interrupt-on-pin change. Serial execution (ICSPTM) clock input for ICSP and ICD operation. LATB<7> data output. PORTB<7> data input; weak pull-up when RBPU bit is cleared. Interrupt-on-pin change. Serial execution data output for ICSP and ICD operation. Serial execution data input for ICSP and ICD operation. P2A 0 RB4/KBI0 RB4 KBI0 0 1 1 0 1 O I I O I I I I O I I I O I I O I DIG TTL TTL DIG TTL TTL ST ST DIG TTL TTL ST DIG TTL TTL DIG ST RB5/KBI1/T3CKI/ T1G RB5 KBI1 T3CKI T1G 1 x x 0 1 RB6/KBI2/PGC RB6 KBI2 PGC 1 x 0 1 RB7/KBI3/PGD RB7 KBI3 PGD 1 x x Legend: Note 1: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option). Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared and in Extended Microcontroller mode. TABLE 12-4: Name PORTB LATB TRISB INTCON INTCON2 INTCON3 ODCON1 Legend: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB Bit 7 RB7 LATB7 TRISB7 GIE/GIEH RBPU INT2IP SSP1OD Bit 6 RB6 LATB6 TRISB6 PEIE/GIEL INTEDG0 INT1IP CCP2OD Bit 5 RB5 LATB5 TRISB5 TMR0IE INTEDG1 INT3IE CCP1OD Bit 4 RB4 LATB4 TRISB4 INT0IE INTEDG2 INT2IE -- Bit 3 RB3 LATB3 TRISB3 RBIE INTEDG3 INT1IE -- Bit 2 RB2 LATB2 TRISB2 TMR0IF TMR0IP INT3IF -- Bit 1 RB1 LATB1 TRISB1 INT0IF INT3IP INT2IF -- Bit 0 RB0 LATB0 TRISB0 RBIF RBIP INT1IF SSP2OD Shaded cells are not used by PORTB. 2010 Microchip Technology Inc. Preliminary DS39960B-page 171 PIC18F87K22 FAMILY 12.4 PORTC, TRISC and LATC Registers When enabling peripheral functions, use care in defining TRIS bits for each PORTC pin. Some peripherals can override the TRIS bit to make a pin an output or input. Consult the corresponding peripheral section for the correct TRIS bit settings. Note: These pins are configured as digital inputs on any device Reset. PORTC is an eight-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISC and LATC. Only PORTC pins, RC2 through RC7, are digital only pins. PORTC is multiplexed with ECCP, MSSP and EUSART peripheral functions (Table 12-5). The pins have Schmitt Trigger input buffers. The pins for ECCP, SPI and EUSART are also configurable for open-drain output whenever these functions are active. Open-drain configuration is selected by setting the SPIOD, CCPxOD and U1OD control bits in the registers, ODCON1 and ODCON3. RC1 is normally configured as the default peripheral pin for the ECCP2 module. Assignment of ECCP2 is controlled by Configuration bit, CCP2MX (default state, CCP2MX = 1). The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins. EXAMPLE 12-3: CLRF PORTC ; ; ; ; ; ; ; ; ; ; ; ; INITIALIZING PORTC Initialize PORTC by clearing output data latches Alternate method to clear output data latches Value used to initialize data direction Set RC<3:0> as inputs RC<5:4> as outputs RC<7:6> as inputs CLRF LATC MOVLW 0CFh MOVWF TRISC TABLE 12-5: Pin Name RC0/SOSCO/ SCLKI/ PORTC FUNCTIONS Function RC0 SOSCO SCLKI TRIS Setting 0 1 1 1 0 1 SOSCI ECCP2(1) x 0 1 P2A 0 I/O O I I I O I I O I O I/O Type DIG ST ST ST DIG ST ANA DIG ST DIG LATC<0> data output. PORTC<0> data input. SOSC oscillator output. Digital clock input; enabled when SOSC oscillator disabled. LATC<1> data output. PORTC<1> data input. SOSC oscillator input. ECCP2 compare output and ECCP2 PWM output. Takes priority over port data. ECCP2 Capture input. ECCP2 Enhanced PWM output, Channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. LATC<2> data output. PORTC<2> data input. ECCP1 compare output and ECCP1 PWM output. Takes priority over port data. ECCP1 capture input. ECCP1 enhanced PWM output, Channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. Description RC1/SOSCI/ ECCP2/P2A RC1 RC2/ECCP1/ P1A RC2 ECCP1 P1A 0 1 0 1 0 O I O I O DIG ST DIG ST DIG Legend: Note 1: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, TTL = TTL Buffer Input, I2C = I2CTM/SMBus Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option). Default assignment for ECCP2 when the CCP2MX Configuration bit is set. DS39960B-page 172 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 12-5: Pin Name RC3/SCK1/ SCL1 PORTC FUNCTIONS (CONTINUED) Function RC3 SCK1 SCL1 TRIS Setting 0 1 0 1 0 1 0 1 SDI1 SDA1 1 1 I/O O I O I O I O I I O I O I O O I O O I O I I O I I/O Type DIG ST DIG ST DIG I2C DIG ST ST DIG IC DIG ST DIG DIG ST DIG DIG ST DIG ST ST DIG ST 2 Description LATC<3> data output. PORTC<3> data input. SPI clock output (MSSP module); takes priority over port data. SPI clock input (MSSP module). I2C clock output (MSSP module); takes priority over port data. I2C clock input (MSSP module); input type depends on module setting. LATC<4> data output. PORTC<4> data input. SPI data input (MSSP module). I2C data output (MSSP module); takes priority over port data. I2C data input (MSSP module); input type depends on module setting. LATC<5> data output. PORTC<5> data input. SPI data output (MSSP module). LATC<6> data output. PORTC<6> data input. Synchronous serial data output (EUSART module); takes priority over port data. Synchronous serial data input (EUSART module); user must configure as an input. Synchronous serial clock input (EUSART module). LATC<7> data output. PORTC<7> data input. Asynchronous serial receive data input (EUSART module). Synchronous serial data output (EUSART module); takes priority over port data. Synchronous serial data input (EUSART module); user must configure as an input. RC4/SDI1/ SDA1 RC4 RC5/SDO1 RC5 SDO1 0 1 0 0 1 RC6/TX1/CK1 RC6 TX1 CK1 1 1 1 RC7/RX1/DT1 RC7 RX1 DT1 0 1 1 1 1 Legend: Note 1: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, TTL = TTL Buffer Input, I2C = I2CTM/SMBus Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option). Default assignment for ECCP2 when the CCP2MX Configuration bit is set. TABLE 12-6: Name PORTC LATC TRISC ODCON1 ODCON3 SUMMARY OF REGISTERS ASSOCIATED WITH PORTC Bit 7 RC7 LATC7 TRISC7 SSP1OD U2OD Bit 6 RC6 LATBC6 TRISC6 CCP2OD U1OD Bit 5 RC5 LATC5 TRISC5 CCP1OD -- Bit 4 RC4 LATCB4 TRISC4 -- -- Bit 3 RC3 LATC3 TRISC3 -- -- Bit 2 RC2 LATC2 TRISC2 -- -- Bit 1 RC1 LATC1 TRISC1 -- -- Bit 0 RC0 LATC0 TRISC0 SSP2OD CTMUDS Legend: Shaded cells are not used by PORTC. 2010 Microchip Technology Inc. Preliminary DS39960B-page 173 PIC18F87K22 FAMILY 12.5 PORTD, TRISD and LATD Registers PORTD can also be configured as an 8-bit wide microprocessor port (Parallel Slave Port) by setting control bit, PSPMODE (TRISE<4>). In this mode, the input buffers are TTL. For additional information, see Section 12.11 "Parallel Slave Port". The PORTD also has the I2C and SPI functionality on RD4, RD5 and RD6. The pins for SPI are also configurable for open-drain output. Open-drain configuration is selected by setting bit, SSP2OD (ODCON1<0>). RD0 has a CTMU functionality. RD1 has the functionality for the Timer5 clock input and Timer7 external clock gate input. PORTD is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISD and LATD. All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output. Note: These pins are configured as digital inputs on any device Reset. Each of the PORTD pins has a weak internal pull-up. A single control bit can turn off all the pull-ups. This is performed by setting bit, RDPU (PADCFG1<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on all device Resets. On 80-pin devices, PORTD is multiplexed with the system bus as part of the external memory interface. I/O port and other functions are only available when the interface is disabled by setting the EBDIS bit (MEMCON<7>). When the interface is enabled, PORTD is the low-order byte of the multiplexed address/data bus (AD<7:0>). The TRISD bits are also overridden. EXAMPLE 12-4: CLRF PORTD ; ; ; ; ; ; ; ; ; ; ; ; INITIALIZING PORTD Initialize PORTD by clearing output data latches Alternate method to clear output data latches Value used to initialize data direction Set RD<3:0> as inputs RD<5:4> as outputs RD<7:6> as inputs CLRF LATD MOVLW 0CFh MOVWF TRISD TABLE 12-7: Pin Name RD0/PSP0/ AD0/CTPLS PORTD FUNCTIONS Function RD0 PSP0(1) AD0 (2) TRIS Setting 0 1 x x x 0 1 x x x x 0 1 x x I/O O I I/O I/O O O I I/O I/O I I O I I/O I/O I/O Type DIG ST TTL TTL DIG DIG ST TTL TTL ST ST DIG ST TTL TTL LATD<0> data output. PORTD<0> data input. Parallel Slave Port data. Description External Memory Address/Data 0. CTMU pulse generator output. LATD<1> data output. PORTD<1> data input. Parallel Slave Port data. External Memory Address/Data 1. Timer5 clock input. Timer7 external clock gate input. LATD<2> data output. PORTD<2> data input. Parallel Slave Port data. External Memory Address/Data 2. CTPLS RD1/PSP1/ AD1/T5CKI/ T7G RD1 PSP1(1) AD1(2) T5CKI T7G RD2/PSP2/AD2 RD2 PSP2(1) AD2(2) Legend: Note 1: 2: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, I2C = I2CTM/SMBus Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option). PSP is available only in Microcontroller mode. This feature is available only on PIC18F8XK22 devices. DS39960B-page 174 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 12-7: Pin Name RD3/PSP3/AD3 PORTD FUNCTIONS (CONTINUED) Function RD3 PSP3(1) AD3(2) TRIS Setting 0 1 x x 0 1 PSP4(1) AD4(2) SDO2 x x 0 0 1 PSP5(1) AD5(2) SDI2 SDA2 x x 1 0 0 1 PSP6 (1) I/O O I I/O I/O O I I/O I/O P O I I/O I/O I O O I I/O I/O O I O I O I I/O I/O I I/O Type DIG ST TTL TTL DIG ST TTL TTL DOG DIG ST TTL TTL ST I2C DIG ST TTL TTL DIG ST DIG IC DIG ST TTL TTL TTL 2 Description LATD<3> data output. PORTD<3> data input. Parallel Slave Port data. External Memory Address/Data 3. LATD<4> data output. PORTD<4> data input. Parallel Slave Port data. External Memory Address/Data 4. SPI data output (MSSP module). LATD<5> data output. PORTD<5> data input. Parallel Slave Port data. External Memory Address/Data 5. SPI data input (MSSP module). I2C data input (MSSP module). Input type depends on module setting. LATD<6> data output. PORTD<6> data input. Parallel Slave Port data. External Memory Address/Data 6. SPI clock output (MSSP module). Takes priority over port data. SPI clock input (MSSP module). I2C clock output (MSSP module). Takes priority over port data. I2C clock input (MSSP module). Input type depends on module setting. LATD<7> data output. PORTD<7> data input. Parallel Slave Port data. External Memory Address/Data 7. Slave select input for MSSP module. RD4/PSP4/ AD4/SDO2 RD4 RD5/PSP5/ AD5/SDI2/ SDA2 RD5 RD6/PSP6/ AD6/SCK2/ SCL2 RD6 x x 0 1 0 1 AD6(2) SCK2 SCL2 RD7/PSP7/ AD7/SS2 RD7 PSP76(1) AD7(2) SS2 0 1 x x 1 Legend: Note 1: 2: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, I2C = I2CTM/SMBus Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option). PSP is available only in Microcontroller mode. This feature is available only on PIC18F8XK22 devices. TABLE 12-8: Name PORTD LATD TRISD PADCFG1 ODCON1 SUMMARY OF REGISTERS ASSOCIATED WITH PORTD Bit 7 RD7 LATD7 TRISD7 RDPU SSP1OD Bit 6 RD6 LATD6 TRISD6 REPU CCP2OD Bit 5 RD5 LATD5 TRISD5 RJPU(1) CCP1OD Bit 4 RD4 LATD4 TRISD4 -- -- Bit 3 RD3 LATD3 TRISD3 -- -- Bit 2 RD2 LATD2 TRISD2 -- Bit 1 RD1 LATD1 TRISD1 -- Bit 0 RD0 LATD0 TRISD0 -- SSP2OD RTSECSEL1 RESECSEL0 Legend: Shaded cells are not used by PORTD. Note 1: Unimplemented on PIC18F6XK22 devices, read as `0'. 2010 Microchip Technology Inc. Preliminary DS39960B-page 175 PIC18F87K22 FAMILY 12.6 PORTE, TRISE and LATE Registers On 80-pin devices, the multiplexing for the outputs of ECCP1 and ECCP3 is controlled by the ECCPMX Configuration bit. Clearing this bit reassigns the P1B/P1C and P3B/P3C outputs to PORTH. For devices operating in Microcontroller mode, pin, RE7, can be configured as the alternate peripheral pin for the ECCP2 module and Enhanced PWM Output 2A. This is done by clearing the CCP2MX Configuration bit. PORTE is also multiplexed with the Parallel Slave Port address lines. RE1 and RE0 are multiplexed with the control signals, WR and RD. RE3 can also be configured as the Reference Clock Output (REFO) from the system clock. For further details, see Section 3.7 "Reference Clock Output". PORTE is a eight-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISE and LATE. All pins on PORTE are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output. The RE7 pin is also configurable for open-drain output when ECCP2 is active on this pin. Open-drain configuration is selected by setting the CCP2OD control bit (ODCON1<6>) Note: These pins are configured as digital inputs on any device Reset. Each of the PORTE pins has a weak internal pull-up. A single control bit can turn off all the pull-ups. This is performed by setting bit, REPU (PADCFG1<6>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on any device Reset. PORTE is also multiplexed with Enhanced PWM Outputs B and C, for ECCP1 and ECCP3, and Outputs B, C and D, for ECCP2. For all devices, their default assignments are on PORTE<6:0>. EXAMPLE 12-5: CLRF PORTE ; ; ; ; ; ; ; ; ; ; ; INITIALIZING PORTE Initialize PORTE by clearing output data latches Alternate method to clear output data latches Value used to initialize data direction Set RE<1:0> as inputs RE<7:2> as outputs CLRF LATE MOVLW 03h MOVWF TRISE TABLE 12-9: Pin Name RE0/P2D/RD/ AD8 PORTE FUNCTIONS Function RE0 P2D RD AD8(2) TRIS Setting 0 1 0 x x x x I/O O I O O I O I O I O O I O I I/O Type DIG ST -- DIG TTL DIG TTL DIG ST -- DIG TTL DIG TTL LATE<0> data output. PORTE<0> data input. ECCP2 PWM Output D. May be configured for tri-state during Enhanced PWM shutdown events. Parallel Slave Port read strobe pin. Parallel Slave Port read pin. External memory interface, Data Bit 8 output. External memory interface, Data Bit 8 input. LATE<1> data output. PORTE<1> data input. ECCP2 PWM Output C. May be configured for tri-state during Enhanced PWM shutdown events. Parallel Slave Port write strobe pin. Parallel Slave Port write pin. External memory interface, Data Bit 9 output. External memory interface, Data Bit 9 input. Description RE1/P2C/WR/ AD9 RE1 P2C WR AD9 0 1 0 x x x x Legend: Note 1: 2: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option). Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared and in Microcontroller mode. This feature is only available on PIC18F8XKXX devices. DS39960B-page 176 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 12-9: Pin Name RE2/P2B/ CCP10/CS/ AD10 PORTE FUNCTIONS (CONTINUED) Function RE2 P2B CCP10 CS AD10 TRIS Setting 0 1 0 1 x x x 0 1 P3C CCP9 REFO AD11 0 0 1 x x x 0 1 P3B CCP8 AD12 0 0 1 x x I/O O I O I/O I O I O I O O I O O I O I O O I O I O I O O I O I O I O O I O I I/O Type DIG ST -- ST TTL DIG TTL DIG ST -- DIG ST DIG DIG TTL DIG ST -- DIG ST DIG TTL DIG ST -- DIG ST DIG TTL DIG ST -- DIG ST DIG TTL LATE<2> data output. PORTE<2> data input. ECCP2 PWM Output B. May be configured for tri-state during Enhanced PWM shutdown events. Capture 10 input/Compare 10 output/PWM10 output. Parallel Slave Port chip select. External memory interface, Address/Data Bit 10 output. External memory interface, Data Bit 10 input. LATE<3> data output. PORTE<3> data input. ECCP3 PWM Output C. May be configured for tri-state during Enhanced PWM shutdown events. CCP9 Compare/PWM output. Takes priority over port data. CCP9 capture input. Reference output clock. External memory interface, Address/Data Bit 11 output. External memory interface, Data Bit 11 input. LATE<4> data output. PORTE<4> data input. ECCP3 PWM Output B. May be configured for tri-state during Enhanced PWM shutdown events. CCP8 compare/PWM output. Takes priority over port data. CCP8 capture input. External memory interface, Address/Data Bit 12 output. External memory interface, Data Bit 12 input. LATE<5> data output. PORTE<5> data input. ECCP1 PWM Output C. May be configured for tri-state during Enhanced PWM shutdown events. CCP7 compare/PWM output. Takes priority over port data. CCP7 capture input. External memory interface, Address/Data Bit 13 output. External memory interface, Data bit 13 input. LATE<6> data output. PORTE<6> data input. ECCP1 PWM Output B. May be configured for tri-state during Enhanced PWM shutdown events. CCP6 compare/PWM output. Takes priority over port data. CCP9 capture input. External memory interface, Address/Data Bit 14 output. External memory interface, Data Bit 14 input. Description RE3/P3C/ CCP9/REFO/ AD11 RE3 RE4/P3B/ CCP8/AD12 RE4 RE5/P1C/ CCP7/AD13 RE5 P1C CCP7 AD13 0 1 0 0 1 x x RE6/P1B/ CCP6/AD14 RE6 P1B CCP6 AD14 0 1 0 0 1 x x Legend: Note 1: 2: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option). Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared and in Microcontroller mode. This feature is only available on PIC18F8XKXX devices. 2010 Microchip Technology Inc. Preliminary DS39960B-page 177 PIC18F87K22 FAMILY TABLE 12-9: Pin Name RE7/ECCP2/ P2A/AD15 PORTE FUNCTIONS (CONTINUED) Function RE7 ECCP2(1) P2A AD15 TRIS Setting 0 1 0 1 0 x x I/O O I O I O O I I/O Type DIG ST DIG ST -- DIG TTL LATE<7> data output. PORTE<7> data input. ECCP2 compare/PWM output; takes priority over port data. ECCP2 Capture input. ECCP2 PWM Output A. May be configured for tri-state during Enhanced PWM shutdown event. External memory interface, Address/Data Bit 15 output. External memory interface, Data Bit 15 input. Description Legend: Note 1: 2: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option). Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared and in Microcontroller mode. This feature is only available on PIC18F8XKXX devices. TABLE 12-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE Name PORTE LATE TRISE PADCFG1 ODCON1 ODCON2 Bit 7 RE7 LATE7 TRISE7 RDPU SSP1OD Bit 6 RE6 LATE6 TRISE6 REPU CCP2OD Bit 5 RE5 LATE5 TRISE5 -- CCP1OD CCP8OD Bit 4 RE4 LATE4 TRISE4 -- -- Bit 3 RE3 LATE3 TRISE3 -- -- Bit 2 RE2 LATE2 TRISE2 -- CCP5OD Bit 1 RE1 LATE1 TRISE1 -- CCP4OD Bit 0 RE0 LATE0 TRISE0 -- SSP2OD CCP3OD RTSECSEL1 RTSECSEL0 CCP10OD(1) CCP9OD(1) CCP7OD CCP6OD Legend: Shaded cells are not used by PORTE. Note 1: Unimplemented on PIC18FX5K22 devices, read as `0'. DS39960B-page 178 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 12.7 PORTF, LATF and TRISF Registers EXAMPLE 12-6: CLRF PORTF ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; INITIALIZING PORTF Initialize PORTF by clearing output data latches Alternate method to clear output data latches Select bank with ANCON1 register Make AN6, AN7 and AN5 digital Make AN8, AN9, AN10 and AN11 digital Set PORTF as digital I/O Select bank with TRISF register Value used to initialize data direction Set RF3:RF1 as inputs RF5:RF4 as outputs RF7:RF6 as inputs PORTF is a 7-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISF and LATF. All pins on PORTF are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output. Pins, RF1 through RF6, may be used as comparator inputs or outputs by setting the appropriate bits in the CMCON register. To use RF<7:1> as digital inputs, it is also necessary to turn off the comparators. Note 1: On device Resets, pins, RF<7:1>, are configured as analog inputs and are read as `0'. 2: To configure PORTF as a digital I/O, turn off the comparators and clear ANCON1 and ANCON2 to digital. CLRF LATF BANKSEL MOVLW MOVWF MOVLW MOVWF BANKSEL MOVLW ANCON1 1Fh ANCON1 0Fh ANCON TRISF 0CEh MOVWF TRISF TABLE 12-11: PORTF FUNCTIONS Pin Name RF1/AN6/C2OUT/ CTDIN Function RF1 AN6 C2OUT CTDIN RF2/AN7/C1OUT RF2 AN7 C1OUT RF3/AN8/C2INB/ CTMUI RF3 AN8 C2INB CTMUI RF4/AN9/C2INA RF4 AN9 C2INA RF5/AN10/CVREF/ C1INB RF5 TRIS Setting 0 1 1 0 1 0 1 1 0 0 1 1 1 x 0 1 1 1 0 1 AN10 CVREF C1INB Legend: 1 x 1 I/O O I I O I O I I O O I I I O O I I I O I I O I I/O Type DIG ST ANA DIG ST DIG ST ANA DIG DIG ST ANA ANA -- DIG ST ANA ANA DIG ST ANA ANA ANA Description LATF<1> data output; not affected by analog input. PORTF<1> data input; disabled when analog input is enabled. A/D Input Channel 6. Default configuration on POR. Comparator 2 output; takes priority over port data. CTMU pulse delay input. LATF<2> data output; not affected by analog input. PORTF<2> data input; disabled when analog input is enabled. A/D Input Channel 7. Default configuration on POR. Comparator 1 output; takes priority over port data. LATF<3> data output; not affected by analog input. PORTF<3> data input; disabled when analog input is enabled. A/D Input Channel 8 and Comparator C2+ input. Default input configuration on POR; not affected by analog output. Comparator 2 Input B. CTMU pulse generator charger for the C2INB comparator input. LATF<4> data output; not affected by analog input. PORTF<4> data input; disabled when analog input is enabled. A/D Input Channel 9 and Comparator C2- input. Default input configuration on POR; does not affect digital output. Comparator 2 Input A. LATF<5> data output; not affected by analog input. Disabled when CVREF output is enabled. PORTF<5> data input; disabled when analog input is enabled. Disabled when CVREF output is enabled. A/D Input Channel 10 and Comparator C1+ input. Default input configuration on POR. Comparator voltage reference output. Enabling this feature disables digital I/O. Comparator 1 Input B. O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option). 2010 Microchip Technology Inc. Preliminary DS39960B-page 179 PIC18F87K22 FAMILY TABLE 12-11: PORTF FUNCTIONS (CONTINUED) Pin Name RF6/AN11/C1INA Function RF6 AN11 C1INA RF7/AN5/SS1 RF7 AN5 SS1 Legend: TRIS Setting 0 1 1 1 0 1 1 1 I/O O I I I O I I I I/O Type DIG ST ANA ANA DIG ST ANA TTL Description LATF<6> data output; not affected by analog input. PORTF<6> data input; disabled when analog input is enabled. A/D Input Channel 11 and Comparator C1- input. Default input configuration on POR; does not affect digital output. Comparator 1 Input A. LATF<7> data output; not affected by analog input. PORTF<7> data input; disabled when analog input is enabled. A/D Input Channel 5. Default configuration on POR. Slave select input for MSSP module. O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option). TABLE 12-12: SUMMARY OF REGISTERS ASSOCIATED WITH PORTF Name PORTF LATF TRISF ANCON0 ANCON1 Bit 7 RF7 LATF7 TRISF7 ANSEL7 ANSEL15 Bit 6 RF6 LATF6 TRISF6 ANSEL6 ANSEL14 Bit 5 RF5 LATF5 TRISF5 ANSEL5 ANSEL13 Bit 4 RF4 LATF4 TRISF4 ANSEL4 ANSEL12 Bit 3 RF3 LATF3 TRISF3 ANSEL3 ANSEL11 Bit 2 RF2 LATF2 TRISF2 ANSEL2 ANSEL10 Bit 1 RF1 LATF1 TRISF1 ANSEL1 ANSEL9 Bit 0 -- -- -- ANSEL0 ANSEL8 Legend: -- = unimplemented, read as `0'. Shaded cells are not used by PORTF. DS39960B-page 180 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 12.8 PORTG, TRISG and LATG Registers When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTG pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings. The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register without concern due to peripheral overrides. PORTG is a 5-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISG and LATG. PORTG is multiplexed with AUSART and CCP, ECCP, Analog, Comparator, RTCC and Timer input functions (Table 12-13). When operating as I/O, all PORTG pins have Schmitt Trigger input buffers. The open-drain functionality for the CCPx and UART can be configured using ODCONx. EXAMPLE 12-7: CLRF PORTG INITIALIZING PORTG ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; Initialize PORTG by clearing output data latches disable comparator 1 Alternate method to clear output data latches Select bank with ACON2 register make AN16 to AN19 digital Select bank with TRISG register Value used to initialize data direction Set RG1:RG0 as outputs RG2 as input RG4:RG3 as inputs BCF CLRF CM1CON, CON LATG BANKSEL ANCON2 MOVLW 0F0h MOVWF ANCON2 BANKSEL TRISG MOVLW 04h MOVWF TRISG TABLE 12-13: PORTG FUNCTIONS Pin Name RG0/ECCP3/ P3A Function RG0 ECCP3 TRIS Setting 0 1 0 1 P3A 0 I/O O I O I O I/O Type DIG ST DIG ST -- LATG<0> data output. PORTG<0> data input. ECCP3 compare output and ECCP3 PWM output. Takes priority over port data. ECCP3 capture input. ECCP3 PWM Output A. May be configured for tri-state during Enhanced PWM shutdown events. LATG<1> data output. PORTG<1> data input. Synchronous serial data output (EUSART module); takes priority over port data. Synchronous serial data input (EUSART module); user must configure as an input. Synchronous serial clock input (EUSART module). A/D Input Channel 19. Default input configuration on POR. Does not affect digital output. Comparator 3 output. Description RG1/TX2/CK2/ AN19/C3OUT RG1 TX2 CK2 0 1 1 1 1 O I O O I I O DIG ST DIG DIG ST ANA DIG AN19 C3OUT Legend: 1 x O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option). 2010 Microchip Technology Inc. Preliminary DS39960B-page 181 PIC18F87K22 FAMILY TABLE 12-13: PORTG FUNCTIONS (CONTINUED) Pin Name RG2/RX2/DT2/ AN18/C3INA Function RG2 RX2 DT2 TRIS Setting 0 1 1 1 1 AN18 C3INA RG3/CCP4/AN17/ P3D/C3INB RG3 CCP4 AN17 C3INB P3D RG4/RTCC/ T7CKI/T5G/ CCP5/AN16/ P1D/C3INC RG4 RTCC T7CKI T5G CCP5 AN16 C3INC P1D Legend: 1 x 0 1 0 1 1 x 0 0 1 x x x 0 1 1 x 0 I/O O I I O I I I O I O I I I O O I O I I O I I I O I/O Type DIG ST ST DIG ST ANA ANA DIG ST DIG ST ANA ANA -- DIG ST DIG ST ST DIG ST ANA ANA -- LATG<2> data output. PORTG<2> data input. Asynchronous serial receive data input (EUSART module). Synchronous serial data output (EUSART module); takes priority over port data. Synchronous serial data input (EUSART module); user must configure as an input. A/D Input Channel 18. Default input configuration on POR. Does not affect digital output. Comparator 3 Input A. LATG<3> data output. PORTG<3> data input. CCP4 compare/PWM output. Takes priority over port data. CCP4 capture input. A/D Input Channel 17. Default input configuration on POR. Does not affect digital output. Comparator 3 Input B. ECCP3 PWM Output D. May be configured for tri-state during enhanced PWM. LATG<4> data output. PORTG<4> data input. RTCC output. Timer7 clock input. Timer5 external clock gate input. CCP5 compare/PWM output. Takes priority over port data. CCP5 capture input. A/D Input Channel 17. Default input configuration on POR. Does not affect digital output. Comparator 3 Input C. ECCP1 PWM Output D. May be configured for tri-state during Enhanced PWM. Description O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option). TABLE 12-14: SUMMARY OF REGISTERS ASSOCIATED WITH PORTG Name PORTG TRISG ANCON2 ODCON1 ODCON2 ODCON3 Bit 7 -- -- ANSEL23 SSP1OD CCP10OD U2OD (1) Bit 6 -- -- ANSEL22 CCP2OD CCP9OD U1OD (1) Bit 5 RG5(2) -- ANSEL21 CCP1OD CCP8OD -- Bit 4 RG4 TRISG4 ANSEL20 -- CCP7OD -- Bit 3 RG3 TRISG3 ANSEL19 -- CCP6OD -- Bit 2 RG2 TRISG2 ANSEL18 -- CCP5OD -- Bit 1 RG1 TRISG1 ANSEL17 -- CCP4OD -- Bit 0 RG0 TRISG0 ANSEL16 SSP2OD CCP3OD CTMUDS Legend: -- = unimplemented, read as `0'. Shaded cells are not used by PORTG. Note 1: Unimplemented on PIC18FX5K22 devices, read as `0'. 2: Bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented. DS39960B-page 182 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 12.9 Note: PORTH, LATH and TRISH Registers PORTH is available only on the 80-pin devices. EXAMPLE 12-8: CLRF PORTH ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; INITIALIZING PORTH Initialize PORTH by clearing output data latches Alternate method to clear output data latches Select bank with ANCON2 register Configure PORTH as digital I/O Configure PORTH as digital I/O Select bank with TRISH register Value used to initialize data direction Set RH3:RH0 as inputs RH5:RH4 as outputs RH7:RH6 as inputs CLRF LATH PORTH is an 8-bit wide, bidirectional I/O port. The corresponding Data Direction and Output Latch registers are TRISH and LATH. All pins on PORTH are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output. BANKSEL MOVLW MOVWF MOVLW MOVWF BANKSEL MOVLW ANCON2 0Fh ANCON2 0Fh ANCON1 TRISH 0CFh MOVWF TRISH TABLE 12-15: PORTH FUNCTIONS Pin Name RH0/AN23 Function RH0 AN23 RH1/AN22 RH1 AN22 RH2/AN21 RH2 AN21 RH3/AN20 RH3 AN20 RH4/CCP9/ P3C/AN12/ C2INC RH4 CCP9 P3C AN12 C2INC Legend: TRIS Setting 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 1 0 1 x I/O O I I O I I O I I O I I O I O I O I I I/O Type DIG ST ANA DIG ST ANA DIG ST ANA DIG ST ANA DIG ST DIG ST -- ANA ANA LATH<0> data output. PORTH<0> data input. A/D Input Channel 23. Default input configuration on POR. Does not affect digital input. LATH<1> data output. PORTH<1> data input. A/D Input Channel 22. Default input configuration on POR. Does not affect digital input. LATH<2> data output. PORTH<2> data input. A/D Input Channel 21. Default input configuration on POR. Does not affect digital input. LATH<3> data output. PORTH<3> data input. A/D Input Channel 20. Default input configuration on POR. Does not affect digital input. LATH<4> data output. PORTH<4> data input. CCP9 compare/PWM output. Takes priority over port data. CCP9 capture input. ECCP3 PWM Output C. May be configured for tri-state during Enhanced PWM. A/D Input Channel 12. Default input configuration on POR. Does not affect digital input. Comparator 2 Input C. Description O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option). 2010 Microchip Technology Inc. Preliminary DS39960B-page 183 PIC18F87K22 FAMILY TABLE 12-15: PORTH FUNCTIONS (CONTINUED) Pin Name RH5/CCP8/ P3B/AN13/ C2IND Function RH5 CCP8 P3B AN13 C2IND RH6/CCP7/ P1C/AN14/ C1INC RH6 CCP7 P1C AN14 C1INC RH7/CCP6/ P1B/AN15 RH7 CCP6 P1B AN15 Legend: TRIS Setting 0 1 0 1 0 1 x 0 1 0 1 0 1 x 0 1 0 1 0 1 I/O O I O I O I I O I O I O I I O I O I O I I/O Type DIG ST DIG ST -- ANA ANA DIG ST DIG ST -- ANA ANA DIG ST DIG ST -- ANA LATH<5> data output. PORTH<5> data input. CCP8 compare/PWM output. Takes priority over port data. CCP8 capture input. ECCP3 PWM Output B. May be configured for tri-state during Enhanced PWM. A/D Input Channel 13. Default input configuration on POR. Does not affect digital input. Comparator 2 Input D. LATH<6> data output. PORTH<6> data input. CCP7 compare/PWM output. Takes priority over port data. CCP7 capture input. ECCP1 PWM Output C. May be configured for tri-state during Enhanced PWM. A/D Input Channel 14. Default input configuration on POR. Does not affect digital input. Comparator 1 Input C. LATH<7> data output. PORTH<7> data input. CCP6 compare/PWM output. Takes priority over port data. CCP6 capture input. ECCP1 PWM Output B. May be configured for tri-state during Enhanced PWM. A/D Input Channel 15. Default input configuration on POR. Does not affect digital input. Description O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option). TABLE 12-16: SUMMARY OF REGISTERS ASSOCIATED WITH PORTH Name PORTH LATH TRISH ANCON1 ANCON2 ODCON2 Bit 7 RH7 LATH7 TRISH7 ANSEL15 ANSEL23 CCP10OD Bit 6 RH6 LATH6 TRISH6 ANSEL14 ANSEL22 CCP9OD Bit 5 RH5 LATH5 TRISH5 ANSEL13 ANSEL21 CCP8OD Bit 4 RH4 LATH4 TRISH4 ANSEL12 ANSEL20 CCP7OD Bit 3 RH3 LATH3 TRISH3 ANSEL11 ANSEL19 CCP6OD Bit 2 RH2 LATH2 TRISH2 ANSEL10 ANSEL18 CCP5OD Bit 1 RH1 LATH1 TRISH1 ANSEL9 ANSEL17 CCP4OD Bit 0 RH0 LATH0 TRISH0 ANSEL8 ANSEL16 CCP3OD DS39960B-page 184 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 12.10 PORTJ, TRISJ and LATJ Registers Note: PORTJ is available only on 80-pin devices. PORTJ is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISJ and LATJ. All pins on PORTJ are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output. Note: These pins are configured as digital inputs on any device Reset. Each of the PORTJ pins has a weak internal pull-up. The pull-ups are provided to keep the inputs at a known state for the external memory interface while powering up. A single control bit can turn off all the pull-ups. This is performed by clearing bit RJPU (PADCFG1<5>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on any device Reset. EXAMPLE 12-9: CLRF CLRF MOVLW PORTJ LATJ 0CFh ; ; ; ; ; ; ; ; ; ; INITIALIZING PORTJ Initialize PORTJ by clearing output latches Alternate method to clear output latches Value used to initialize data direction Set RJ3:RJ0 as inputs RJ5:RJ4 as output RJ7:RJ6 as inputs When the external memory interface is enabled, all of the PORTJ pins function as control outputs for the interface. This occurs automatically when the interface is enabled by clearing the EBDIS control bit (MEMCON<7>). The TRISJ bits are also overridden. MOVWF TRISJ 2010 Microchip Technology Inc. Preliminary DS39960B-page 185 PIC18F87K22 FAMILY TABLE 12-17: PORTJ FUNCTIONS Pin Name RJ0 RJ1/ALE Function RJ0 RJ1 ALE RJ2/OE RJ2 OE RJ3/WRL RJ3 WRL RJ4/WRH RJ4 WRH RJ5/CE RJ5 CE RJ6/LB RJ6 LB RJ7/UB RJ7 UB Legend: TRIS Setting 0 1 0 1 x 0 1 x 0 1 x 0 1 x 0 1 x 0 1 x 0 1 x I/O O I O I O O I O O I O O I O O I O O I O O I O I/O Type DIG ST DIG ST DIG DIG ST DIG DIG ST DIG DIG ST DIG DIG ST DIG DIG ST DIG DIG ST DIG LATJ<0> data output. PORTJ<0> data input. LATJ<1> data output. PORTJ<1> data input. External memory interface address latch enable control output. Takes priority over digital I/O. LATJ<2> data output. PORTJ<2> data input. External memory interface output enable control output. Takes priority over digital I/O. LATJ<3> data output. PORTJ<3> data input. External memory bus write low-byte control. Takes priority over digital I/O. LATJ<4> data output. PORTJ<4> data input. External memory interface write high-byte control. Takes priority over digital I/O. LATJ<5> data output. PORTJ<5> data input. External memory interface chip enable control output. Takes priority over digital I/O. LATJ<6> data output. PORTJ<6> data input. External memory interface lower byte enable control output. Takes priority over digital I/O. LATJ<7> data output. PORTJ<7> data input. External memory interface upper byte enable control output. Takes priority over digital I/O. Description O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option). TABLE 12-18: SUMMARY OF REGISTERS ASSOCIATED WITH PORTJ Name PORTJ LATJ TRISJ PADCFG1 Bit 7 RJ7 LATJ7 TRISJ7 RDPU Bit 6 RJ6 LATJ6 TRISJ6 REPU Bit 5 RJ5 LATJ5 TRISJ5 RJPU(1) Bit 4 RJ4 LATJ4 TRISJ4 -- Bit 3 RJ3 LATJ3 TRISJ3 -- Bit 2 RJ2 LATJ2 TRISJ2 Bit 1 RJ1 LATJ1 TRISJ1 Bit 0 RJ0 LATJ0 TRISJ0 -- RTSECSEL1 RTSECSEL0 Legend: Shaded cells are not used by PORTJ. Note 1: Unimplemented on PIC18F6XK22 devices, read as `0'. DS39960B-page 186 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 12.11 Parallel Slave Port PORTD can function as an 8-bit-wide Parallel Slave Port (PSP), or microprocessor port, when control bit, PSPMODE (PSPCON<4>), is set. The port is asynchronously readable and writable by the external world through the RD control input pin (RE0/P2D/RD/AD8) and WR control input pin (RE1/P2C/WR/AD9). Note: The Parallel Slave Port is available only in Microcontroller mode. FIGURE 12-3: PORTD AND PORTE BLOCK DIAGRAM (PARALLEL SLAVE PORT) Data Bus D CK Q WR LATD or PORTD RDx Pin TTL Data Latch Q D EN EN TRIS Latch The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an eight-bit latch. Setting bit, PSPMODE, enables port pin, to be the RD input, RE0/P2D/RD/AD8, RE1/P2C/WR/AD9 to be the WR input and RE2/P2B/CCP10/CS/AD10 to be the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (= 111). A write to the PSP occurs when both the CS and WR lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits (PIR1<7> and PSPCON<7>, respectively) are set when the write ends. A read from the PSP occurs when both the CS and RD lines are first detected low. The data in PORTD is read out and the OBF bit (PSPCON<6>) is set. If the user writes new data to PORTD to set OBF, the data is immediately read out, but the OBF bit is not set. When either the CS or RD line is detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP. When this happens, the IBF and OBF bits can be polled and the appropriate action taken. The timing for the control signals in Write and Read modes is shown in Figure 12-4 and Figure 12-5, respectively. RD PORTD RD LATD One Bit of PORTD Set Interrupt Flag PSPIF (PIR1<7>) Read TTL RD CS WR Chip Select TTL Write TTL Note: The I/O pin has protection diodes to VDD and VSS. 2010 Microchip Technology Inc. Preliminary DS39960B-page 187 PIC18F87K22 FAMILY REGISTER 12-5: R-0 IBF bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown PSPCON: PARALLEL SLAVE PORT CONTROL REGISTER R-0 OBF R/W-0 IBOV R/W-0 PSPMODE U-0 -- U-0 -- U-0 -- U-0 -- bit 0 IBF: Input Buffer Full Status bit 1 = A word has been received and is waiting to be read by the CPU 0 = No word has been received OBF: Output Buffer Full Status bit 1 = The output buffer still holds a previously written word 0 = The output buffer has been read IBOV: Input Buffer Overflow Detect bit 1 = A write occurred when a previously input word had not been read (must be cleared in software) 0 = No overflow occurred PSPMODE: Parallel Slave Port Mode Select bit 1 = Parallel Slave Port mode 0 = General Purpose I/O mode Unimplemented: Read as `0' bit 6 bit 5 bit 4 bit 3-0 FIGURE 12-4: PARALLEL SLAVE PORT WRITE WAVEFORMS Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 CS WR RD PORTD<7:0> IBF OBF PSPIF DS39960B-page 188 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 12-5: PARALLEL SLAVE PORT READ WAVEFORMS Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 CS WR RD PORTD<7:0> IBF OBF PSPIF TABLE 12-19: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT Name PORTD LATD TRISD PORTE LATE TRISE PSPCON INTCON PIR1 PIE1 IPR1 PMD1 Bit 7 RD7 LATD7 TRISD7 RE7 LATE7 TRISE7 IBF GIE/GIEH PSPIF PSPIE PSPIP PSPMD Bit 6 RD6 LATD6 TRISD6 RE6 LATE6 TRISE6 OBF PEIE/GIEL ADIF ADIE ADIP CTMUMD Bit 5 RD5 LATD5 TRISD5 RE5 LATE5 TRISE5 IBOV TMR0IE RC1IF RC1IE RC1IP RTCCMD Bit 4 RD4 LATD4 TRISD4 RE4 LATE4 TRISE4 PSPMODE INT0IE TX1IF TX1IE TX1IP TMR4MD Bit 3 RD3 LATD3 TRISD3 RE3 LATE3 TRISE3 -- RBIE SSP1IF SSP1IE SSP1IP TMR3MD Bit 2 RD2 LATD2 TRISD2 RE2 LATE2 TRISE2 -- TMR0IF TMR1GIF TMR1GIE TMR1GIP TMR2MD Bit 1 RD1 LATD1 TRISD1 RE1 LATE1 TRISE1 -- INT0IF TMR2IF TMR2IE TMR2IP TMR1MD Bit 0 RD0 LATD0 TRISD0 RE0 LATE0 TRISE0 -- RBIF TMR1IF TMR1IE TMR1IP EMBDM Legend: -- = unimplemented, read as `0'. Shaded cells are not used by the Parallel Slave Port. 2010 Microchip Technology Inc. Preliminary DS39960B-page 189 PIC18F87K22 FAMILY NOTES: DS39960B-page 190 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 13.0 TIMER0 MODULE The Timer0 module incorporates the following features: * Software-selectable operation as a timer or counter in both 8-bit or 16-bit modes * Readable and writable registers * Dedicated 8-bit, software programmable prescaler * Selectable clock source (internal or external) * Edge select for external clock * Interrupt-on-overflow The T0CON register (Register 13-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable. Figure 13-1 provides a simplified block diagram of the Timer0 module in 8-bit mode. Figure 13-2 provides a simplified block diagram of the Timer0 module in 16-bit mode. REGISTER 13-1: R/W-1 TMR0ON bit 7 Legend: R = Readable bit -n = Value at POR bit 7 T0CON: TIMER0 CONTROL REGISTER R/W-1 T0CS R/W-1 T0SE R/W-1 PSA R/W-1 T0PS2 R/W-1 T0PS1 R/W-1 T0PS0 bit 0 R/W-1 T08BIT W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown TMR0ON: Timer0 On/Off Control bit 1 = Enables Timer0 0 = Stops Timer0 T08BIT: Timer0 8-Bit/16-Bit Control bit 1 = Timer0 is configured as an 8-bit timer/counter 0 = Timer0 is configured as a 16-bit timer/counter T0CS: Timer0 Clock Source Select bit 1 = Transition on T0CKI pin input edge 0 = Internal clock (FOSC/4) T0SE: Timer0 Source Edge Select bit 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin PSA: Timer0 Prescaler Assignment bit 1 = Timer0 prescaler is not assigned. Timer0 clock input bypasses prescaler 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output T0PS<2:0>: Timer0 Prescaler Select bits 111 = 1:256 Prescale value 110 = 1:128 Prescale value 101 = 1:64 Prescale value 100 = 1:32 Prescale value 011 = 1:16 Prescale value 010 = 1:8 Prescale value 001 = 1:4 Prescale value 000 = 1:2 Prescale value bit 6 bit 5 bit 4 bit 3 bit 2-0 2010 Microchip Technology Inc. Preliminary DS39960B-page 191 PIC18F87K22 FAMILY 13.1 Timer0 Operation Timer0 can operate as either a timer or a counter. The mode is selected with the T0CS bit (T0CON<5>). In Timer mode (T0CS = 0), the module increments on every clock by default unless a different prescaler value is selected (see Section 13.3 "Prescaler"). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register. The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising edge or falling edge of the T0CKI pin. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below. An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (TOSC). There is a delay between synchronization and the onset of incrementing the timer/counter. 13.2 Timer0 Reads and Writes in 16-Bit Mode TMR0H is not the actual high byte of Timer0 in 16-bit mode. It is actually a buffered version of the real high byte of Timer0, which is not directly readable nor writable. (See Figure 13-2.) TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte. Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once. FIGURE 13-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE) FOSC/4 0 1 1 Sync with Internal Clocks (2 TCY Delay) 8 8 Internal Data Bus TMR0L Set TMR0IF on Overflow T0CKI pin T0SE T0CS T0PS<2:0> PSA Programmable Prescaler 3 0 Note: Upon Reset, Timer0 is enabled in 8-bit mode with clock input from T0CKI max. prescale. FIGURE 13-2: FOSC/4 TIMER0 BLOCK DIAGRAM (16-BIT MODE) 0 1 1 Sync with Internal Clocks (2 TCY Delay) Read TMR0L Write TMR0L 8 8 TMR0H 8 8 Internal Data Bus TMR0L TMR0 High Byte 8 Set TMR0IF on Overflow T0CKI pin T0SE T0CS T0PS<2:0> PSA Programmable Prescaler 3 0 Note: Upon Reset, Timer0 is enabled in 8-bit mode with clock input from T0CKI max. prescale. DS39960B-page 192 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 13.3 Prescaler 13.3.1 An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable. Its value is set by the PSA and T0PS<2:0> bits (T0CON<3:0>), which determine the prescaler assignment and prescale ratio. Clearing the PSA bit assigns the prescaler to the Timer0 module. When it is assigned, prescale values from 1:2 through 1:256 in power-of-two increments are selectable. When assigned to the Timer0 module, all instructions writing to the TMR0 register (for example, CLRF TMR0, MOVWF TMR0, BSF TMR0) clear the prescaler count. Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count but will not change the prescaler assignment. SWITCHING PRESCALER ASSIGNMENT The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution. 13.4 Timer0 Interrupt The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before reenabling the interrupt, the TMR0IF bit must be cleared in software by the Interrupt Service Routine (ISR). Since Timer0 is shutdown in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep. TABLE 13-1: Name TMR0L TMR0H INTCON T0CON REGISTERS ASSOCIATED WITH TIMER0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Timer0 Register Low Byte Timer0 Register High Byte GIE/GIEH TMR0ON PEIE/GIEL T08BIT TMR0IE T0CS INT0IE T0SE RBIE PSA TMR0IF T0PS2 INT0IF T0PS1 RBIF T0PS0 Legend: -- = unimplemented, read as `0'. Shaded cells are not used by Timer0. 2010 Microchip Technology Inc. Preliminary DS39960B-page 193 PIC18F87K22 FAMILY NOTES: DS39960B-page 194 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 14.0 TIMER1 MODULE The Timer1 timer/counter module incorporates these features: * Software-selectable operation as a 16-bit timer or counter * Readable and writable 8-bit registers (TMR1H and TMR1L) * Selectable clock source (internal or external) with device clock or SOSC oscillator internal options * Interrupt-on-overflow * Reset on ECCP Special Event Trigger * Timer with gated control Figure 14-1 displays a simplified block diagram of the Timer1 module. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation. The Timer1 can also work on the SOSC oscillator. Timer1 is controlled through the T1CON Control register (Register 14-1). It also contains the Secondary Oscillator Enable bit (SOSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>). The FOSC clock source should not be used with the ECCP capture/compare features. If the timer will be used with the capture or compare features, always select one of the other timer clocking options. REGISTER 14-1: R/W-0 TMR1CS1 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-6 T1CON: TIMER1 CONTROL REGISTER R/W-0 T1CKPS1 R/W-0 T1CKPS0 R/W-0 SOSCEN R/W-0 T1SYNC R/W-0 RD16 R/W-0 TMR1ON bit 0 R/W-0 TMR1CS0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown TMR1CS<1:0>: Timer1 Clock Source Select bits 10 = Timer1 clock source is either from a pin or oscillator,depending on the SOSCEN bit: SOSCEN = 0: External clock from the T1CKI pin (on the rising edge). SOSCEN = 1: Depending on the SOSCSEL Configuration bit the clock source is either a crystal oscillator on the SOSCI/SOSCO pins or an internal clock from the SCLKI pin. 01 = Timer1 clock source is the system clock (FOSC)(1) 00 = Timer1 clock source is the instruction clock (FOSC/4) T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value SOSCEN: SOSC Oscillator Enable bit 1 = SOSC is enabled and available for Timer1 0 = SOSC is disabled for Timer1 The oscillator inverter and feedback resistor are turned off to eliminate power drain. T1SYNC: Timer1 External Clock Input Synchronization Select bit TMR1CS<1:0> = 10: 1 = Do not synchronize external clock input 0 = Synchronize external clock input TMR1CS<1:0> = 0x: This bit is ignored. Timer1 uses the internal clock when TMR1CS<1:0> = 1x. RD16: 16-Bit Read/Write Mode Enable bit 1 = Enables register read/write of Timer1 in one 16-bit operation 0 = Enables register read/write of Timer1 in two 8-bit operations TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 The FOSC clock source should not be selected if the timer will be used with the ECCP capture/compare features. bit 5-4 bit 3 bit 2 bit 1 bit 0 Note 1: 2010 Microchip Technology Inc. Preliminary DS39960B-page 195 PIC18F87K22 FAMILY 14.1 Timer1 Gate Control Register The Timer1 Gate Control register (T1GCON), displayed in Register 14-2, is used to control the Timer1 gate. REGISTER 14-2: R/W-0 TMR1GE bit 7 Legend: R = Readable bit -n = Value at POR bit 7 T1GCON: TIMER1 GATE CONTROL REGISTER(1) R/W-0 T1GTM R/W-0 T1GSPM R/W-0 T1GGO/T1DONE R-x T1GVAL R/W-0 T1GSS1 R/W-0 T1GSS0 bit 0 R/W-0 T1GPOL W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown TMR1GE: Timer1 Gate Enable bit If TMR1ON = 0: This bit is ignored. If TMR1ON = 1: 1 = Timer1 counting is controlled by the Timer1 gate function 0 = Timer1 counts regardless of Timer1 gate function T1GPOL: Timer1 Gate Polarity bit 1 = Timer1 gate is active-high (Timer1 counts when gate is high) 0 = Timer1 gate is active-low (Timer1 counts when gate is low) T1GTM: Timer1 Gate Toggle Mode bit 1 = Timer1 Gate Toggle mode is enabled 0 = Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared Timer1 gate flip-flop toggles on every rising edge. T1GSPM: Timer1 Gate Single Pulse Mode bit 1 = Timer1 Gate Single Pulse mode is enabled and is controlling Timer1 gate 0 = Timer1 Gate Single Pulse mode is disabled T1GGO/T1DONE: Timer1 Gate Single Pulse Acquisition Status bit 1 = Timer1 gate single pulse acquisition is ready, waiting for an edge 0 = Timer1 gate single pulse acquisition has completed or has not been started This bit is automatically cleared when T1GSPM is cleared. T1GVAL: Timer1 Gate Current State bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L; unaffected by Timer1 Gate Enable (TMR1GE) bit. T1GSS<1:0>: Timer1 Gate Source Select bits 11 = Comparator 2 output 10 = Comparator 1 output 01 = TMR2 to match PR2 output 00 = Timer1 gate pin Programming the T1GCON prior to T1CON is recommended. bit 6 bit 5 bit 4 bit 3 bit 2 bit 1-0 Note 1: DS39960B-page 196 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 14.2 Timer1 Operation 14.3.2 EXTERNAL CLOCK SOURCE The Timer1 module is an 8 or 16-bit incrementing counter that is accessed through the TMR1H:TMR1L register pair. When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter. It increments on every selected edge of the external source. Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. When SOSC is selected as Crystal mode (by SOSCSEL), the RC1/SOSCI/ECCP2/P2A and RC0/ SOSCO/SCLKI pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as `0'. When the external clock source is selected, the Timer1 module may work as a timer or a counter. When enabled to count, Timer1 is incremented on the rising edge of the external clock input, T1CKI. Either of these external clock sources can be synchronized to the microcontroller system clock or they can run asynchronously. When used as a timer with a clock oscillator, an external, 32.768-kHz crystal can be used in conjunction with the dedicated internal oscillator circuit. Note: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions: * Timer1 enabled after POR Reset * Write to TMR1H or TMR1L * Timer1 is disabled * Timer1 is disabled (TMR1ON = 0) When T1CKI is high, Timer1 is enabled (TMR1ON = 1) when T1CKI is low. 14.3 Clock Source Selection The TMR1CS<1:0> and SOSCEN bits of the T1CON register are used to select the clock source for Timer1. Register 14-1 displays the clock source selections. 14.3.1 INTERNAL CLOCK SOURCE When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of FOSC as determined by the Timer1 prescaler. TABLE 14-1: TMR1CS1 0 0 1 1 TIMER1 CLOCK SOURCE SELECTION TMR1CS0 1 0 0 0 SOSCEN x x 0 1 Clock Source Clock Source (FOSC) Instruction Clock (FOSC/4) External Clock on T1CKI Pin Oscillator Circuit on SOSCI/SOSCO Pins 2010 Microchip Technology Inc. Preliminary DS39960B-page 197 PIC18F87K22 FAMILY FIGURE 14-1: T1GSS<1:0> T1G From TMR2 Match PR2 From Comparator 1 Output From Comparator 2 Output T1GSPM T1G_IN 0 10 D 11 TMR1ON T1GPOL Set Flag bit, TMR1IF, on Overflow T1GTM TMR1ON TMR1(2) TMR1H TMR1L Q EN D T1CLK 0 Synchronized Clock Input CK R Q Q 1 Single Pulse Acq. Control T1GGO/T1DONE 1 0 T1GVAL Q1 D EN Q RD T1GCON Set TMR1GIF Data Bus TIMER1 BLOCK DIAGRAM 00 01 Interrupt det TMR1GE 1 TMR1CS<1:0> SOSCO/SCLKI OUT(4) SOSC SOSCI EN 0 T1CON.SOSCEN T3CON.SOSCEN SOSCGO SCS<1:0> = 01 (1) T1SYNC 10 Prescaler 1, 2, 4, 8 2 T1CKPS<1:0> FOSC/2 Internal Clock Sleep Input Synchronize(3) det 1 FOSC Internal Clock FOSC/4 Internal Clock 01 00 T1CKI Note 1: 2: 3: 4: ST Buffer is high-speed type when using T1CKI. Timer1 register increments on rising edge. Synchronize does not operate while in Sleep. The output of SOSC is determined by the SOSCSEL<1:0> Configuration bits. DS39960B-page 198 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 14.4 Timer1 16-Bit Read/Write Mode FIGURE 14-2: Timer1 can be configured for 16-bit reads and writes. When the RD16 control bit (T1CON<1>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L loads the contents of the high byte of Timer1 into the Timer1 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads. A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits at once to both the high and low bytes of Timer1. The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L. EXTERNAL COMPONENTS FOR THE SOSC LOW-POWER OSCILLATOR PIC18F87K22 SOSCI XTAL 32.768 kHz SOSCO C1 12 pF C2 12 pF Note: See the Notes with Table 14-2 for additional information about capacitor selection. TABLE 14-2: CAPACITOR SELECTION FOR THE TIMER OSCILLATOR(2,3,4,5) Freq. 32 kHz C1 12 pF(1) C2 12 pF(1) Oscillator Type LP 14.5 SOSC Oscillator An on-chip crystal oscillator circuit is incorporated between pins, SOSCI (input) and SOSCO (amplifier output). It is enabled by any peripheral that requests it. There are eight ways the SOSC can be enabled: if the SOSC is selected as the source by any of the odd timers, which is done by each respective SOSCEN bit (TxCON<3>), if the SOSC is selected as the RTCC source by the RTCOSC Configuration bit (CONFIG3L<1>), if the SOSC is selected as the CPU clock source by the SCS bits (OSCCON<1:0>) or if the SOSCGO bit is set (OSCCON2<3>). The SOSCGO bit is used to warm up the SOSC so that it is ready before any peripheral requests it. The oscillator is a low-power circuit, rated for 32 kHz crystals. It will continue to run during all power-managed modes. The circuit for a typical low-power oscillator is depicted in Figure 14-2. Table 14-2 provides the capacitor selection for the SOSC oscillator. The user must provide a software time delay to ensure proper start-up of the SOSC oscillator. Note 1: Microchip suggests these values as a starting point in validating the oscillator circuit. 2: Higher capacitance increases the stability of the oscillator, but also increases the start-up time. 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components. 4: Capacitor values are for design guidance only. Values listed would be typical of a CL = 10 pF rated crystal, when SOSCSEL = 11. 5: Incorrect capacitance value may result in a frequency not meeting the crystal manufacturer's tolerance specification. The SOSC crystal oscillator drive level is determined based on the SOSCSEL (CONFIG1L<4:3>) Configuration bits. The Higher Drive Level mode, SOSCSEL<1:0> = 11, is intended to drive a wide variety of 32.768 kHz crystals with a variety of load capacitance (CL) ratings. 2010 Microchip Technology Inc. Preliminary DS39960B-page 199 PIC18F87K22 FAMILY The Lower Drive Level mode is highly optimized for extremely low-power consumption. It is not intended to drive all types of 32.768 kHz crystals. In the Low Drive Level mode, the crystal oscillator circuit may not work correctly if excessively large discrete capacitors are placed on the SOSCO and SOSCI pins. This mode is designed to work only with discrete capacitances of approximately 3 pF-10 pF on each pin. Crystal manufacturers usually specify a CL (Load Capacitance) rating for their crystals. This value is related to, but not necessarily the same as, the values that should be used for C1 and C2 in Figure 14-2. For more details on selecting the optimum C1 and C2 for a given crystal, see the crystal manufacturer's applications information. The optimum value depends in part on the amount of parasitic capacitance in the circuit, which is often unknown. For that reason, it is highly recommended that thorough testing and validation of the oscillator be performed after values have been selected. If a high-speed circuit must be located near the oscillator, it may help to have a grounded guard ring around the oscillator circuit. The guard, as displayed in Figure 14-3, could be used on a single-sided PCB or in addition to a ground plane. (Examples of a high-speed circuit include the ECCP1 pin, in Output Compare or PWM mode, or the primary oscillator, using the OSC2 pin.) FIGURE 14-3: OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING VDD VSS OSC1 OSC2 14.5.1 USING SOSC AS A CLOCK SOURCE RC0 RC1 The SOSC oscillator is also available as a clock source in power-managed modes. By setting the clock select bits, SCS<1:0> (OSCCON<1:0>), to `01', the device switches to SEC_RUN mode and both the CPU and peripherals are clocked from the SOSC oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC_IDLE mode. Additional details are available in Section 4.0 "Power-Managed Modes". Whenever the SOSC oscillator is providing the clock source, the SOSC System Clock Status flag, SOSCRUN (OSCCON2<6>), is set. This can be used to determine the controller's current clocking mode. It can also indicate the clock source currently being used by the Fail-Safe Clock Monitor. If the Clock Monitor is enabled and the SOSC oscillator fails while providing the clock, polling the SOCSRUN bit will indicate whether the clock is being provided by the SOSC oscillator or another source. RC2 Note: Not drawn to scale. In the Low Drive Level mode, SOSCSEL<1:0> = 01, it is critical that RC2 I/O pin signals be kept away from the oscillator circuit. Configuring RC2 as a digital output, and toggling it, can potentially disturb the oscillator circuit, even with a relatively good PCB layout. If possible, either leave RC2 unused or use it as an input pin with a slew rate limited signal source. If RC2 must be used as a digital output, it may be necessary to use the Higher Drive Level Oscillator mode (SOSCSEL<1:0> = 11) with many PCB layouts. Even in the Higher Drive Level mode, careful layout procedures should still be followed when designing the oscillator circuit. In addition to dV/dt induced noise considerations, it is important to ensure that the circuit board is clean. Even a very small amount of conductive soldering flux residue can cause PCB leakage currents that can overwhelm the oscillator circuit. 14.5.2 SOSC OSCILLATOR LAYOUT CONSIDERATIONS The SOSC oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity. This is especially true when the oscillator is configured for extremely low-power mode, SOSCSEL<1:0> (CONFIG1L<4:3>) = 01. The oscillator circuit, displayed in Figure 14-2, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than VSS or VDD. 14.6 Timer1 Interrupt The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>). DS39960B-page 200 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 14.7 Resetting Timer1 Using the ECCP Special Event Trigger 14.8.1 TIMER1 GATE COUNT ENABLE The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit (T1GCON<6>). When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 14-4 for timing details. If ECCP modules are configured to use Timer1 and to generate a Special Event Trigger in Compare mode (CCPxM<3:0> = 1011), this signal will reset Timer1. The trigger from ECCP2 will also start an A/D conversion, if the A/D module is enabled. (For more information, see Section 20.3.4 "Special Event Trigger".) To take advantage of this feature, the module must be configured as either a timer or a synchronous counter. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a period register for Timer1. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work. In the event that a write to Timer1 coincides with a Special Event Trigger, the write operation will take precedence. Note: The Special Event Trigger from the ECCPx module will only clear the TMR1 register's content, but not set the TMR1IF interrupt flag bit (PIR1<0>). TABLE 14-3: T1CLK() TIMER1 GATE ENABLE SELECTIONS Timer1 Operation Counts Holds Count Holds Count Counts T1GPOL T1G Pin (T1GCON<6>) 0 0 1 1 0 1 0 1 The clock on which TMR1 is running. For more information, see Figure 14-1. Note: The CCP and ECCP modules use Timers, 1 through 8, for some modes. The assignment of a particular timer to a CCP/ECCP module is determined by the Timer to CCP enable bits in the CCPTMRSx registers. For more details, see Register 20-2, Register 19-2 and Register 19-3. 14.8 Timer1 Gate Timer1 can be configured to count freely or the count can be enabled and disabled using the Timer1 gate circuitry. This is also referred to as Timer1 gate count enable. Timer1 gate can also be driven by multiple selectable sources. 2010 Microchip Technology Inc. Preliminary DS39960B-page 201 PIC18F87K22 FAMILY FIGURE 14-4: TMR1GE T1GPOL T1G_IN TIMER1 GATE COUNT ENABLE MODE T1CKI T1GVAL Timer1 N N+1 N+2 N+3 N+4 14.8.2 TIMER1 GATE SOURCE SELECTION The Timer1 gate source can be selected from one of four sources. Source selection is controlled by the T1GSSx (T1GCON<1:0>) bits (see Table 14-4). occurs, a low-to-high pulse will automatically be generated and internally supplied to the Timer1 gate circuitry. The pulse will remain high for one instruction cycle and will return back to a low state until the next match. Depending on T1GPOL, Timer1 increments differently when TMR2 matches PR2. When T1GPOL = 1, Timer1 increments for a single instruction cycle following a TMR2 match with PR2. When T1GPOL = 0, Timer1 increments continuously except for the cycle following the match when the gate signal goes from low-to-high. TABLE 14-4: T1GSS<1:0> 00 01 10 11 TIMER1 GATE SOURCES Timer1 Gate Source Timer1 Gate Pin TMR2 to Match PR2 (TMR2 increments to match PR2) Comparator 1 Output (comparator logic high output) Comparator 2 Output (comparator logic high output) 14.8.2.3 Comparator 1 Output Gate Operation The polarity for each available source is also selectable, controlled by the T1GPOL bit (T1GCON<6>). The output of Comparator 1 can be internally supplied to the Timer1 gate circuitry. After setting up Comparator 1 with the CM1CON register, Timer1 will increment depending on the transitions of the CMP1OUT (CMSTAT<5>) bit. 14.8.2.4 14.8.2.1 T1G Pin Gate Operation Comparator 2 Output Gate Operation The T1G pin is one source for Timer1 gate control. It can be used to supply an external source to the Timer1 gate circuitry. 14.8.2.2 Timer2 Match Gate Operation The output of Comparator 2 can be internally supplied to the Timer1 gate circuitry. After setting up Comparator 2 with the CM2CON register, Timer1 will increment depending on the transitions of the CMP2OUT (CMSTAT<6>) bit. The TMR2 register will increment until it matches the value in the PR2 register. On the very next increment cycle, TMR2 will be reset to 00h. When this Reset DS39960B-page 202 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 14.8.3 TIMER1 GATE TOGGLE MODE When Timer1 Gate Toggle mode is enabled, it is possible to measure the full cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse. The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. (For timing details, see Figure 14-5.) The T1GVAL bit (T1GCON<2>) indicates when the Toggled mode is active and the timer is counting. The Timer1 Gate Toggle mode is enabled by setting the T1GTM bit (T1GCON<5>). When T1GTM is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured. FIGURE 14-5: TMR1GE T1GPOL TIMER1 GATE TOGGLE MODE T1GTM T1G_IN T1CKI T1GVAL Timer1 N N+1 N+2 N+3 N+4 N+5 N+6 N+7 N+8 2010 Microchip Technology Inc. Preliminary DS39960B-page 203 PIC18F87K22 FAMILY 14.8.4 TIMER1 GATE SINGLE PULSE MODE When Timer1 Gate Single Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1 Gate Single Pulse mode is enabled by setting the T1GSPM bit (T1GCON<4>) and the T1GGO/T1DONE bit (T1GCON<3>). The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/ T1DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/T1DONE bit is once again set in software. Clearing the T1GSPM bit of the T1GCON register will also clear the T1GGO/T1DONE bit. (For timing details, see Figure 14-6.) Simultaneously enabling the Toggle and Single Pulse modes will permit both sections to work together. This allows the cycle times on the Timer1 gate source to be measured. (For timing details, see Figure 14-7.) 14.8.5 TIMER1 GATE VALUE STATUS When the Timer1 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit (T1GCON<2>). This bit is valid even when the Timer1 gate is not enabled (TMR1GE bit is cleared). FIGURE 14-6: TMR1GE T1GPOL T1GSPM T1GGO/ T1DONE T1G_IN TIMER1 GATE SINGLE PULSE MODE Set by Software Counting Enabled on Rising Edge of T1G Cleared by Hardware on Falling Edge of T1GVAL T1CKI T1GVAL Timer1 N N+1 N+2 Cleared by Software RTCCIF Cleared by Software Set by Hardware on Falling Edge of T1GVAL DS39960B-page 204 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 14-7: TMR1GE T1GPOL T1GSPM T1GTM T1GGO/ T1DONE T1G_IN Set by Software Counting Enabled on Rising Edge of T1G Cleared by Hardware on Falling Edge of T1GVAL TIMER1 GATE SINGLE PULSE AND TOGGLE COMBINED MODE T1CKI T1GVAL Timer1 N N+1 N+2 N+3 N+4 Cleared by Software RTCCIF Cleared by Software Set by Hardware on Falling Edge of T1GVAL TABLE 14-5: Name INTCON PIR1 PIE1 IPR1 TMR1L TMR1H T1CON T1GCON OSCCON2 PMD1 REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER Bit 7 GIE/GIEH PSPIF PSPIE PSPIP Bit 6 PEIE/GIEL ADIF ADIE ADIP Bit 5 TMR0IE RC1IF RC1IE RC1IP Bit 4 INT0IE TX1IF TX1IE TX1IP Bit 3 RBIE SSP1IF SSP1IE SSP1IP Bit 2 TMR0IF TMR1GIF TMR1GIE TMR1GIP Bit 1 INT0IF TMR2IF TMR2IE TMR2IP Bit 0 RBIF TMR1IF TMR1IE TMR1IP Timer1 Register Low Byte Timer1 Register High Byte TMR1CS1 TMR1GE -- PSPMD TMR1CS0 T1CKPS1 T1GPOL SOSCRUN CTMUMD T1GTM -- RTCCMD T1CKPS0 T1GSPM -- TMR4MD SOSCEN T1GGO/ T1DONE SOSCGO TMR3MD T1SYNC T1GVAL -- TMR2MD RD16 T1GSS1 MFIOFS TMR1MD TMR1ON T1GSS0 MFIOSEL EMBDM Legend: Shaded cells are not used by the Timer1 module. Note 1: Unimplemented on 32-kB devices (PIC18FX5K22). 2010 Microchip Technology Inc. Preliminary DS39960B-page 205 PIC18F87K22 FAMILY NOTES: DS39960B-page 206 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 15.0 TIMER2 MODULE The Timer2 module incorporates the following features: * Eight-bit Timer and Period registers (TMR2 and PR2, respectively) * Both registers readable and writable * Software programmable prescaler (1:1, 1:4 and 1:16) * Software programmable postscaler (1:1 through 1:16) * Interrupt on TMR2 to PR2 match * Optional use as the shift clock for the MSSP modules The module is controlled through the T2CON register (Register 15-1) that enables or disables the timer, and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption. A simplified block diagram of the module is shown in Figure 15-1. The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/ postscaler. (See Section 15.2 "Timer2 Interrupt".) The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events: * A write to the TMR2 register * A write to the T2CON register * Any device Reset - Power-on Reset (POR), MCLR Reset, Watchdog Timer Reset (WDTR) or Brown-out Reset (BOR) TMR2 is not cleared when T2CON is written. Note: The CCP and ECCP modules use Timers, 1 through 8, for some modes. The assignment of a particular timer to a CCP/ECCP module is determined by the Timer to CCP enable bits in the CCPTMRSx registers. For more details, see Register 20-2, Register 19-2 and Register 19-3. 15.1 Timer2 Operation In normal operation, TMR2 is incremented from 00h on each clock (FOSC/4). A four-bit counter/prescaler on the clock input gives the prescale options of direct input, divide-by-4 or divide-by-16. These are selected by the prescaler control bits, T2CKPS<1:0> (T2CON<1:0>). REGISTER 15-1: U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7 bit 6-3 T2CON: TIMER2 CONTROL REGISTER R/W-0 T2OUTPS2 R/W-0 T2OUTPS1 R/W-0 T2OUTPS0 R/W-0 TMR2ON R/W-0 T2CKPS1 R/W-0 T2CKPS0 bit 0 R/W-0 T2OUTPS3 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown Unimplemented: Read as `0' T2OUTPS<3:0>: Timer2 Output Postscale Select bits 0000 = 1:1 Postscale 0001 = 1:2 Postscale * * * 1111 = 1:16 Postscale TMR2ON: Timer2 On bit 1 = Timer2 is on 0 = Timer2 is off T2CKPS<1:0>: Timer2 Clock Prescale Select bits 00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16 bit 2 bit 1-0 2010 Microchip Technology Inc. Preliminary DS39960B-page 207 PIC18F87K22 FAMILY 15.2 Timer2 Interrupt 15.3 Timer2 Output Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the four-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag, which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>). A range of 16 postscaler options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0> (T2CON<6:3>). The unscaled output of TMR2 is available primarily to the ECCP modules, where it is used as a time base for operations in PWM mode. Timer2 can optionally be used as the shift clock source for the MSSP modules operating in SPI mode. Additional information is provided in Section 21.0 "Master Synchronous Serial Port (MSSP) Module". FIGURE 15-1: TIMER2 BLOCK DIAGRAM 4 1:1 to 1:16 Postscaler T2OUTPS<3:0> T2CKPS<1:0> 2 Set TMR2IF TMR2 Output (to PWM or MSSPx) FOSC/4 1:1, 1:4, 1:16 Prescaler Reset TMR2 8 TMR2/PR2 Match Comparator PR2 8 8 Internal Data Bus TABLE 15-1: Name INTCON PIR1 PIE1 IPR1 TMR2 T2CON PR2 PMD1 REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER Bit 7 Bit 6 PEIE/GIEL ADIF ADIE ADIP Bit 5 TMR0IE RC1IF RC1IE RC1IP Bit 4 INT0IE TX1IF TX1IE TX1IP Bit 3 RBIE SSP1IF SSP1IE SSP1IP T2OUTPS0 TMR3MD Bit 2 TMR0IF TMR1GIF TMR1GIE TMR1GIP TMR2ON TMR2MD Bit 1 INT0IF TMR2IF TMR2IE TMR2IP T2CKPS1 TMR1MD Bit 0 RBIF TMR1IF TMR1IE TMR1IP T2CKPS0 EMBDM GIE/GIEH PSPIF PSPIE PSPIP Timer2 Register -- PSPMD T2OUTPS3 T2OUTPS2 T2OUTPS1 CTMUMD RTCCMD TMR4MD Timer2 Period Register Legend: -- = unimplemented, read as `0'. Shaded cells are not used by the Timer2 module. DS39960B-page 208 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 16.0 TIMER3/5/7 MODULES The Timer3/5/7 timer/counter modules incorporate these features: * Software-selectable operation as a 16-bit timer or counter * Readable and writable eight-bit registers (TMRxH and TMRxL) * Selectable clock source (internal or external) with device clock or SOSC oscillator internal options * Interrupt-on-overflow * Module Reset on ECCP Special Event Trigger Timer7 is unimplemented for devices with program memory of 32 Kbytes (PIC18FX5K22). Note: Throughout this section, generic references are used for register and bit names that are the same - except for an `x' variable that indicates the item's association with the Timer3, Timer5 or Timer7 module. For example, the control register is named TxCON and refers to T3CON, T5CON and T7CON. A simplified block diagram of the Timer3/5/7 module is shown in Figure 16-1. The Timer3/5/7 module is controlled through the TxCON register (Register 16-1). It also selects the clock source options for the ECCP modules. (For more information, see Section 20.1.1 "ECCP Module and Timer Resources".) The FOSC clock source should not be used with the ECCP capture/compare features. If the timer will be used with the capture or compare features, always select one of the other timer clocking options. 2010 Microchip Technology Inc. Preliminary DS39960B-page 209 PIC18F87K22 FAMILY REGISTER 16-1: R/W-0 TMRxCS1 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-6 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown TxCON: TIMERx CONTROL REGISTER R/W-0 TxCKPS1 R/W-0 TxCKPS0 R/W-0 SOSCEN R/W-0 TxSYNC R/W-0 RD16 R/W-0 TMRxON bit 0 R/W-0 TMRxCS0 TMRxCS<1:0>: Timerx Clock Source Select bits 10 = Timer1 clock source depends on the SOSCEN bit: SOSCEN = 0: External clock from the T1CKI pin (on the rising edge). SOSCEN = 1: Depending on the SOSCSEL fuses, either a crystal oscillator on the SOSCI/SOSCO pins or an external clock from the SCLKI pin. 01 = Timerx clock source is system clock (FOSC)(1) 00 = Timerx clock source is instruction clock (FOSC/4) TxCKPS<1:0>: Timerx Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value SOSCEN: SOSC Oscillator Enable bit 1 = SOSC/SCLKI enabled for Timerx (based on the SOSCSEL fuses) 0 = SOSC/SCLKI disabled for Timerx and TxCKI is enabled TxSYNC: Timerx External Clock Input Synchronization Control bit (Not usable if the device clock comes from Timer1/Timer3.) When TMRxCS<1:0> = 10: 1 = Do not synchronize external clock input 0 = Synchronize external clock input When TMRxCS<1:0> = 0x: This bit is ignored; Timer3 uses the internal clock. RD16: 16-Bit Read/Write Mode Enable bit 1 = Enables register read/write of Timerx in one 16-bit operation 0 = Enables register read/write of Timerx in two eight-bit operations TMRxON: Timerx On bit 1 = Enables Timerx 0 = Stops Timerx The FOSC clock source should not be selected if the timer will be used with the ECCP capture/compare features. bit 5-4 bit 3 bit 2 bit 1 bit 0 Note 1: DS39960B-page 210 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 16.1 Timer3/5/7 Gate Control Register The Timer3/5/7 Gate Control register (TxGCON), provided in Register 14-2, is used to control the Timerx gate. REGISTER 16-2: R/W-0 TMRxGE bit 7 Legend: R = Readable bit -n = Value at POR bit 7 TxGCON: TIMERx GATE CONTROL REGISTER(1) R/W-0 TxGTM R/W-0 TxGSPM R/W-0 TxGGO/TxDONE R-x TxGVAL R/W-0 TxGSS1 R/W-0 TxGSS0 bit 0 R/W-0 TxGPOL W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown TMRxGE: Timerx Gate Enable bit If TMRxON = 0: This bit is ignored. If TMRxON = 1: 1 = Timerx counting is controlled by the Timerx gate function 0 = Timerx counts regardless of Timerx gate function TxGPOL: Timerx Gate Polarity bit 1 = Timerx gate is active-high (Timerx counts when gate is high) 0 = Timerx gate is active-low (Timerx counts when gate is low) TxGTM: Timerx Gate Toggle Mode bit 1 = Timerx Gate Toggle mode is enabled. 0 = Timerx Gate Toggle mode is disabled and toggle flip-flop is cleared Timerx gate flip-flop toggles on every rising edge. TxGSPM: Timerx Gate Single Pulse Mode bit 1 = Timerx Gate Single Pulse mode is enabled and is controlling Timerx gate 0 = Timerx Gate Single Pulse mode is disabled TxGGO/TxDONE: Timerx Gate Single Pulse Acquisition Status bit 1 = Timerx gate single pulse acquisition is ready, waiting for an edge 0 = Timerx gate single pulse acquisition has completed or has not been started This bit is automatically cleared when TxGSPM is cleared. TxGVAL: Timerx Gate Current State bit Indicates the current state of the Timerx gate that could be provided to TMRxH:TMRxL. Unaffected by the Timerx Gate Enable (TMRxGE) bit. TxGSS<1:0>: Timerx Gate Source Select bits 11 = Comparator 2 output 10 = Comparator 1 output 01 = TMR(x+1) to match PR(x+1) output(2) 00 = Timer1 gate pin The Watchdog Timer oscillator is turned on if TMRxGE = 1, regardless of the state of TMRxON. Programming the TxGCON prior to TxCON is recommended. Timer(x+1) will be Timer4/6/8 for Timerx (Timer3/5/7), respectively. bit 6 bit 5 bit 4 bit 3 bit 2 bit 1-0 Note 1: 2: 2010 Microchip Technology Inc. Preliminary DS39960B-page 211 PIC18F87K22 FAMILY REGISTER 16-3: U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7 bit 6 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown OSCCON2: OSCILLATOR CONTROL REGISTER 2 R-0 U-0 -- U-0 -- R/W-0 SOSCGO U-0 -- R-x MFIOFS R/W-0 MFIOSEL bit 0 SOSCRUN Unimplemented: Read as `0' SOSCRUN: SOSC Run Status bit 1 = System clock comes from a secondary SOSC 0 = System clock comes from an oscillator other than SOSC Unimplemented: Read as `0' SOSCGO: Oscillator Start Control bit 1 = Oscillator is running, even if no other sources are requesting it 0 = Oscillator is shut off, if no other sources are requesting it (When the SOSC is selected to run from a digital clock input, rather than an external crystal, this bit has no effect.) Unimplemented: Read as `0' MFIOFS: MF-INTOSC Frequency Stable bit 1 = MF-INTOSC is stable 0 = MF-INTOSC is not stable MFIOSEL: MF-INTOSC Select bit 1 = MF-INTOSC is used in place of HF-INTOSC frequencies of 500 kHz, 250 kHz and 31.25 kHz 0 = MF-INTOSC is not used bit 5-4 bit 3 bit 2 bit 1 bit 0 DS39960B-page 212 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 16.2 Timer3/5/7 Operation Timer3, Timer5 and Timer7 can operate in these modes: * * * * Timer Synchronous Counter Asynchronous Counter Timer with Gated Control The operating mode is determined by the clock select bits, TMRxCSx (TxCON<7:6>). When the TMRxCSx bits are cleared (= 00), Timer3/5/7 increments on every internal instruction cycle (FOSC/4). When TMRxCSx = 01, the Timer3/5/7 clock source is the system clock (FOSC), and when it is `10', Timer3/5/7 works as a counter from the external clock from the TxCKI pin (on the rising edge after the first falling edge) or the SOSC oscillator. FIGURE 16-1: T3GSS<1:0> T3G From TMR4 Match PR4 From Comparator 1 Output From Comparator 2 Output Timer3/5/7 BLOCK DIAGRAM 00 01 10 D 11 TMR3ON T3GPOL Set flag bit TMR3IF on Overflow T3GTM CK R Q Q 1 T3G_IN 0 T3GSPM 0 T3GVAL Single Pulse Acq. Control T3GGO/T3DONE 1 Q1 D EN Q RD T3GCON Set TMR3GIF Data Bus Interrupt det TMR3GE TMR3ON TMR3(2) TMR3H TMR3L Q EN D T3CLK 0 Synchronized Clock Input 1 TMR3CS<1:0> SOSCO/SCLKI OUT(4) SOSC SOSCI EN 0 T1CON.SOSCEN T3CON.SOSCEN SOSCGO SCS<1:0> = 01 (1) T3SYNC Synchronize(3) det 1 10 FOSC Internal Clock FOSC/4 Internal Clock Prescaler 1, 2, 4, 8 2 T3CKPS<1:0> FOSC/2 Internal Clock 01 Sleep Input 00 T3CKI Note 1: 2: 3: 4: ST Buffer is high-speed type when using T3CKI. Timer3 registers increment on rising edge. Synchronization does not operate while in Sleep. The output of SOSC is determined by the SOSCSEL<1:0> Configuration bits. 2010 Microchip Technology Inc. Preliminary DS39960B-page 213 PIC18F87K22 FAMILY 16.3 Timer3/5/7 16-Bit Read/Write Mode 16.4 Timer3/5/7 can be configured for 16-bit reads and writes (see Figure 16.3). When the RD16 control bit (TxCON<1>) is set, the address for TMRxH is mapped to a buffer register for the high byte of Timer3/5/7. A read from TMRxL will load the contents of the high byte of Timer3/5/7 into the Timerx High Byte Buffer register. This provides users with the ability to accurately read all 16 bits of Timer3/5/7 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads. A write to the high byte of Timer3/5/7 must also take place through the TMRxH Buffer register. The Timer3/ 5/7 high byte is updated with the contents of TMRxH when a write occurs to TMRxL. This allows users to write all 16 bits to both the high and low bytes of Timer3/5/7 at once. The high byte of Timer3/5/7 is not directly readable or writable in this mode. All reads and writes must take place through the Timerx High Byte Buffer register. Writes to TMRxH do not clear the Timer3/5/7 prescaler. The prescaler is only cleared on writes to TMRxL. Using the SOSC Oscillator as the Timer3/5/7 Clock Source The SOSC internal oscillator may be used as the clock source for Timer3/5/7. The SOSC oscillator is enabled by any peripheral that requests it. There are eight ways the SOSC can be enabled: if the SOSC is selected as the source by any of the odd timers, which is done by each respective SOSCEN bit (TxCON<3>), if the SOSC is selected as the RTCC source by the RTCOSC Configuration bit (CONFIG3L<1>), if the SOSC is selected as the CPU clock source by the SCS bits (OSCCON<1:0>) or if the SOSCGO bit is set (OSCCON2<3>). The SOSCGO bit is used to warm up the SOSC so that it is ready before any peripheral requests it. To use it as the Timer3/5/7 clock source, the TMRxCS bit must also be set. As previously noted, this also configures Timer3/5/7 to increment on every rising edge of the oscillator source. The SOSC oscillator is described in Section 14.5 "SOSC Oscillator". DS39960B-page 214 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 16.5 Timer3/5/7 Gates Timer3/5/7 can be configured to count freely or the count can be enabled and disabled using the Timer3/5/7 gate circuitry. This is also referred to as the Timer3/5/7 gate count enable. The Timer3/5/7 gate can also be driven by multiple selectable sources. When Timerx Gate Enable mode is enabled, Timer3/5/7 will increment on the rising edge of the Timer3/5/7 clock source. When Timerx Gate Enable mode is disabled, no incrementing will occur and Timer3/5/7 will hold the current count. See Figure 16-2 for timing details. TABLE 16-1: TxCLK() TIMER3/5/7 GATE ENABLE SELECTIONS Timerx Operation Counts Holds Count Holds Count Counts 16.5.1 TIMER3/5/7 GATE COUNT ENABLE The Timerx Gate Enable mode is enabled by setting the TMRxGE bit (TxGCON<7>). The polarity of the Timerx Gate Enable mode is configured using the TxGPOL bit (TxGCON<6>). TxGPOL TxG Pin (TxGCON<6>) 0 0 1 1 0 1 0 1 The clock on which TMR3/5/7 is running. For more information, see TxCLK in Figure 16-1. FIGURE 16-2: TMRxGE TIMER3/5/7 GATE COUNT ENABLE MODE TxGPOL TxG_IN TxCKI TxGVAL Timer3/5/7 N N+1 N+2 N+3 N+4 2010 Microchip Technology Inc. Preliminary DS39960B-page 215 PIC18F87K22 FAMILY 16.5.2 TIMER3/5/7 GATE SOURCE SELECTION The Timer3/5/7 gate source can be selected from one of four different sources. Source selection is controlled by the TxGSS<1:0> bits (TxGCON<1:0>). The polarity for each available source is also selectable and is controlled by the TxGPOL bit (TxGCON <6>). TxGPOL = 0, Timerx increments continuously, except for the cycle following the match, when the gate signal goes from low-to-high. 16.5.2.3 Comparator 1 Output Gate Operation TABLE 16-2: TxGSS<1:0> 00 01 TIMER3/5/7 GATE SOURCES Timerx Gate Source Timerx Gate Pin TMR(x+1) to Match PR(x+1) (TMR(x+1) increments to match PR(x+1)) Comparator 1 Output (comparator logic high output) Comparator 2 Output (comparator logic high output) The output of Comparator1 can be internally supplied to the Timerx gate circuitry. After setting up Comparator 1 with the CM1CON register, Timerx will increment depending on the transitions of the CMP1OUT (CMSTAT<5>) bit. 16.5.2.4 Comparator 2 Output Gate Operation 10 11 The output of Comparator 2 can be internally supplied to the Timerx gate circuitry. After setting up Comparator 2 with the CM2CON register, Timerx will increment depending on the transitions of the CMP2OUT (CMSTAT<6>) bit. 16.5.2.1 TxG Pin Gate Operation 16.5.3 TIMER3/5/7 GATE TOGGLE MODE The TxG pin is one source for Timer3/5/7 gate control. It can be used to supply an external source to the Timerx gate circuitry. When Timer3/5/7 Gate Toggle mode is enabled, it is possible to measure the full cycle length of a Timer3/5/7 gate signal, as opposed to the duration of a single level pulse. The Timerx gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. (For timing details, see Figure 16-3.) The TxGVAL bit will indicate when the Toggled mode is active and the timer is counting. Timer3/5/7 Gate Toggle mode is enabled by setting the TxGTM bit (TxGCON<5>). When the TxGTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured. 16.5.2.2 Timer4/6/8 Match Gate Operation The TMR(x+1) register will increment until it matches the value in the PR(x+1) register. On the very next increment cycle, TMR2 will be reset to 00h. When this Reset occurs, a low-to-high pulse will automatically be generated and internally supplied to the Timerx gate circuitry. The pulse will remain high for one instruction cycle and will return back to a low state until the next match. Depending on TxGPOL, Timerx increments differently when TMR(x+1) matches PR(x+1). When TxGPOL = 1, Timerx increments for a single instruction cycle following a TMR(x+1) match with PR(x+1). When FIGURE 16-3: TMRxGE TxGPOL TxGTM TxG_IN TIMER3/5/7 GATE TOGGLE MODE TxCKI TxGVAL Timer3/5/7 N N+1 N+2 N+3 N+4 N+5 N+6 N+7 N+8 DS39960B-page 216 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 16.5.4 TIMER3/5/7 GATE SINGLE PULSE MODE When Timer3/5/7 Gate Single Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer3/5/7 Gate Single Pulse mode is first enabled by setting the TxGSPM bit (TxGCON<4>). Next, the TxGGO/TxDONE bit (TxGCON<3>) must be set. The Timer3/5/7 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the TxGGO/TxDONE bit will automatically be cleared. No other gate events will be allowed to increment Timer3/5/7 until the TxGGO/TxDONE bit is once again set in software. Clearing the TxGSPM bit also will clear the TxGGO/ TxDONE bit. (For timing details, see Figure 16-4.) Simultaneously enabling the Toggle mode and the Single Pulse mode will permit both sections to work together. This allows the cycle times on the Timer3/5/7 gate source to be measured. (For timing details, see Figure 16-5.) FIGURE 16-4: TMRxGE TIMER3/5/7 GATE SINGLE PULSE MODE TxGPOL TxGSPM Cleared by Hardware on Falling Edge of TxGVAL TxGGO/ TxDONE Set by Software Counting Enabled on Rising Edge of TxG TxG_IN TxCKI TxGVAL Timer3/5/7 N N+1 N+2 TMRxGIF Cleared by Software Set by Hardware on Falling Edge of TxGVAL Cleared by Software 2010 Microchip Technology Inc. Preliminary DS39960B-page 217 PIC18F87K22 FAMILY FIGURE 16-5: TMRxGE TIMER3/5/7 GATE SINGLE PULSE AND TOGGLE COMBINED MODE TxGPOL TxGSPM TxGTM Cleared by Hardware on Falling Edge of TxGVAL TxGGO/ TxDONE Set by Software Counting Enabled on Rising Edge of TxG TxG_IN TxCKI TxGVAL Timer3/5/7 N N+1 N+2 N+3 N+4 Cleared by Software TMRxGIF Cleared by Software Set by Hardware on Falling Edge of TxGVAL 16.5.5 TIMER3/5/7 GATE VALUE STATUS 16.5.6 When Timer3/5/7 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the TxGVAL bit (TxGCON<2>). The TxGVAL bit is valid even when the Timer3/5/7 gate is not enabled (TMRxGE bit is cleared). TIMER3/5/7 GATE EVENT INTERRUPT When the Timer3/5/7 gate event interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of TxGVAL occurs, the TMRxGIF flag bit in the PIRx register will be set. If the TMRxGIE bit in the PIEx register is set, then an interrupt will be recognized. The TMRxGIF flag bit operates even when the Timer3/5/7 gate is not enabled (TMRxGE bit is cleared). DS39960B-page 218 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 16.6 Timer3/5/7 Interrupt 16.7 The TMRx register pair (TMRxH:TMRxL) increments from 0000h to FFFFh and overflows to 0000h. The Timerx interrupt, if enabled, is generated on overflow and is latched in the interrupt flag bit, TMRxIF. Table 16-3 gives each module's flag bit. Resetting Timer3/5/7 Using the ECCP Special Event Trigger TABLE 16-3: Timer Module 3 5 7 TIMER3/5/7 INTERRUPT FLAG BITS Flag Bit PIR2<1> PIR5<1> PIR5<3> If the ECCP modules are configured to use Timerx and to generate a Special Event Trigger in Compare mode (CCPxM<3:0> = 1011), this signal will reset Timerx. The trigger from ECCP2 will also start an A/D conversion if the A/D module is enabled (For more information, see Section 20.3.4 "Special Event Trigger".) The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a Period register for Timerx. If Timerx is running in Asynchronous Counter mode, the Reset operation may not work. In the event that a write to Timerx coincides with a Special Event Trigger from an ECCP module, the write will take precedence. Note: The Special Event Triggers from the ECCPx module will only clear the TMR3 register's content, but not set the TMR3IF interrupt flag bit (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the TMRxIE bit, respectively. Table 16-4 gives each module's enable bit. TABLE 16-4: Timer Module 3 5 7 TIMER3/5/7 INTERRUPT ENABLE BITS Flag Bit PIE2<1> PIE5<1> PIE5<3> Note: The CCP and ECCP modules use Timers, 1 through 8, for some modes. The assignment of a particular timer to a CCP/ECCP module is determined by the Timer to CCP enable bits in the CCPTMRSx registers. For more details, see Register 20-2, Register 19-2 and Register 19-3. 2010 Microchip Technology Inc. Preliminary DS39960B-page 219 PIC18F87K22 FAMILY TABLE 16-5: Name INTCON PIR5 IPR5 PIE5 PIE3 IPR3 PIR3 PIE2 PIR2 IPR2 TMR3H TMR3L T3GCON T3CON TMR5H TMR5L T5GCON T5CON TMR7H TMR7L T7GCON T7CON OSCCON2 PMD1 PMD2 REGISTERS ASSOCIATED WITH TIMER3/5/7 AS A TIMER/COUNTER Bit 7 Bit 6 PEIE/GIEL TMR12IF (1) Bit 5 TMR0IE TMR10IF (1) Bit 4 INT0IE TMR8IF TMR8IP TMR8IE TX2IE TX2IP TX2IF BCL2IE BCL2IF BCL2IP Bit 3 RBIE TMR7IF (1) Bit 2 TMR0IF TMR6IF TMR6IP TMR6IE CCP2IE CCP2IP CCP2IF HLVDIE HLVDIF HLVDIP Bit 1 INT0IF TMR5IF TMR5IP TMR5IE CCP1IE CCP1IP CCP1IF TMR3IE TMR3IF TMR3IP Bit 0 RBIF TMR4IF TMR4IP TMR4IE RTCCIE RTCCIP RTCCIF TMR3GIE TMR3GIF TMR3GIP GIE/GIEH TMR7GIF(1) TMR7GIP TMR5GIE TMR5GIP TMR5GIF OSCFIE OSCFIF OSCFIP TMR12IP -- -- -- -- -- -- TMR10IP RC2IE RC2IP RC2IF SSP2IE SSP2IF SSP2IP TMR7IP TMR7IE(1) CTMUIE CTMUIP CTMUIF BCL1IE BCL1IF BCL1IP TMR7GIE(1) TMR12IE(1) TMR10IE(1) Timer3 Register High Byte Timer3 Register Low Byte TMR3GE TMR3CS1 T3GPOL TMR3CS0 T3GTM T3CKPS1 T3GSPM T3CKPS0 T3GGO/ T3DONE SOSCEN T3GVAL T3SYNC T3GSS1 RD16 T3GSS0 TMR3ON Timer5 Register High Byte Timer5 Register Low Byte TMR5GE TMR5CS1 T5GPOL TMR5CS0 T5GTM T5CKPS1 T5GSPM T5CKPS0 T5GGO/ T5DONE SOSCEN T5GVAL T5SYNC T5GSS1 RD16 T5GSS0 TMR5ON Timer7 Register High Byte Timer7 Register Low Byte TMR7GE TMR7CS1 -- PSPMD TMR10MD T7GPOL TMR7CS0 SOSCRUN CTMUMD TMR8MD T7GTM T7CKPS1 -- RTCCMD TMR7MD T7GSPM T7CKPS0 -- TMR4MD TMR6MD T7GGO/ T7DONE SOSCEN SOSCGO TMR3MD TMR5MD T7GVAL T7SYNC -- TMR2MD CMP3MD T7GSS1 RD16 MFIOFS TMR1MD CMP2MD T7GSS0 TMR7ON MFIOSEL EMBMD CMP2MD Legend: -- = unimplemented, read as `0'. Shaded cells are not used by the Timer3/5/7 module. Note 1: Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). DS39960B-page 220 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 17.0 TIMER4/6/8/10/12 MODULES 17.1 Timer4/6/8/10/12 Operation The Timer4/6/8/10/12 timer modules have the following features: * * * * * * Eight-bit Timer register (TMRx) Eight-bit Period register (PRx) Readable and writable (all registers) Software programmable prescaler (1:1, 1:4, 1:16) Software programmable postscaler (1:1 to 1:16) Interrupt on TMRx match of PRx Timer4/6/8/10/12 can be used as the PWM time base for the PWM mode of the ECCP modules. The TMRx registers are readable and writable, and are cleared on any device Reset. The input clock (FOSC/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits, TxCKPS<1:0> (TxCON<1:0>). The match output of TMRx goes through a four-bit postscaler (that gives a 1:1 to 1:16 inclusive scaling) to generate a TMRx interrupt, latched in the flag bit, TMRxIF. Table 17-1 gives each module's flag bit. Timer10 and Timer12 are unimplemented for devices with program memory of 32 Kbytes (PIC18FX5K22). Note: Throughout this section, generic references are used for register and bit names that are the same, except for an `x' variable that indicates the item's association with the Timer4, Timer6, Timer8, Timer10 or Timer12 module. For example, the control register is named TxCON and refers to T4CON, T6CON, T8CON, T10CON and T12CON. The Timer4/6/8/10/12 modules have a control register shown in Register 17-1. Timer4/6/8/10/12 can be shut off by clearing control bit, TMRxON (TxCON<2>), to minimize power consumption. The prescaler and postscaler selection of Timer4/6/8/10/12 also are controlled by this register. Figure 17-1 is a simplified block diagram of the Timer4/6/8/10/12 modules. TABLE 17-1: Timer Module 4 6 8 TIMER4/6/8/10/12 FLAG BITS Flag Bit PIR5 The interrupt can be enabled or disabled by setting or clearing the Timerx Interrupt Enable bit (TMRxIE), shown in Table 17-2. TABLE 17-2: Timer Module 4 6 8 TIMER4/6/8/10/12 INTERRUPT ENABLE BITS Flag Bit PIE5 The prescaler and postscaler counters are cleared when any of the following occurs: * A write to the TMRx register * A write to the TxCON register * Any device Reset - Power-on Reset (POR), MCLR Reset, Watchdog Timer Reset (WDTR) or Brown-out Reset (BOR) A TMRx is not cleared when a TxCON is written. Note: The CCP and ECCP modules use Timers, 1 through 8, for some modes. The assignment of a particular timer to a CCP/ECCP module is determined by the Timer to CCP enable bits in the CCPTMRSx registers. For more details, see Register 20-2, Register 19-2 and Register 19-3. 2010 Microchip Technology Inc. Preliminary DS39960B-page 221 PIC18F87K22 FAMILY REGISTER 17-1: U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7 bit 6-3 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown TxCON: TIMERx CONTROL REGISTER R/W-0 TxOUTPS2 R/W-0 TxOUTPS1 R/W-0 TxOUTPS0 R/W-0 TMRxON R/W-0 TxCKPS1 R/W-0 TxCKPS0 bit 0 R/W-0 TxOUTPS3 Unimplemented: Read as `0' TxOUTPS<3:0>: Timerx Output Postscale Select bits 0000 = 1:1 Postscale 0001 = 1:2 Postscale * * * 1111 = 1:16 Postscale TMRxON: Timerx On bit 1 = Timerx is on 0 = Timerx is off TxCKPS<1:0>: Timerx Clock Prescale Select bits 00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16 bit 2 bit 1-0 17.2 Timer4/6/8/10/12 Interrupt 17.3 Output of TMRx The Timer4/6/8/10/12 modules have eight-bit period registers, PRx, that are both readable and writable. Timer4/6/8/10/12 increment from 00h until they match PR4/6/8/10/12 and then reset to 00h on the next increment cycle. The PRx registers are initialized to FFh upon Reset. The outputs of TMRx (before the postscaler) are used only as a PWM time base for the ECCP modules. They are not used as baud rate clocks for the MSSP modules as is the Timer2 output. FIGURE 17-1: TIMER4 BLOCK DIAGRAM 4 2 TMRx/PRx Match Comparator PRx 8 1:1 to 1:16 Postscaler TxOUTPS<3:0> TxCKPS<1:0> Set TMRxIF TMRx Output (to PWM) Reset FOSC/4 1:1, 1:4, 1:16 Prescaler TMRx 8 Internal Data Bus 8 DS39960B-page 222 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 17-3: Name INTCON IPR5 PIR5 PIE5 TMR4 T4CON PR4 TMR6 T6CON PR6 TMR8 T8CON PR8 TMR10 T10CON PR10 TMR12 T12CON PR12 PMD1 PMD2 PMD3 REGISTERS ASSOCIATED WITH TIMER4/6/8/10/12 AS A TIMER/COUNTER Bit 7 GIE/GIEH Bit 6 PEIE/GIEL Bit 5 TMR0IE Bit 4 INT0IE TMR8IP TMR8IF TMR8IE Bit 3 RBIE TMR7IP(1) TMR7IF(1) TMR7IE(1) Bit 2 TMR0IF TMR6IP TMR6IF TMR6IE TMR4ON Bit 1 INT0IF TMR5IP TMR5IF TMR5IE T4CKPS1 Bit 0 RBIF TMR4IP TMR4IF TMR4IE T4CKPS0 TMR7GIP(1) TMR12IP(1) TMR10IP(1) TMR7GIF(1) TMR12IF(1) TMR10IF(1) TMR7GIE -- (1) TMR12IE (1) TMR10IE (1) Timer4 Register T4OUTPS3 T4OUTPS2 T4OUTPS1 T4OUTPS0 Timer4 Period Register Timer6 Register -- T6OUTPS3 T6OUTPS2 T6OUTPS1 T6OUTPS0 TMR6ON T6CKPS1 T6CKPS0 Timer6 Period Register Timer8 Register -- T8OUTPS3 T8OUTPS2 T8OUTPS1 T8OUTPS0 TMR8ON T8CKPS1 T8CKPS0 Timer8 Period Register Timer10 Register -- T10OUTPS3 T10OUTPS2 T10OUTPS1 T10OUTPS0 TMR10ON T10CKPS1 T10CKPS0 Timer10 Period Register Timer12 Register -- PSPMD TMR10MD CCP10MD T12OUTPS3 T12OUTPS2 T12OUTPS1 T12OUTPS0 TMR12ON T12CKPS1 T12CKPS0 CTMUMD TMR8MD CCP9MD RTCCMD TMR7MD CCP8MD TMR4MD TMR6MD CCP7MD TMR3MD TMR5MD CCP6MD TMR2MD CMP3MD CCP5MD TMR1MD CMP2MD EMBMD CMP2MD Timer12 Period Register CCP4MD TMR12MD Legend: -- = unimplemented, read as `0'. Shaded cells are not used by the Timer4/6/8/10/12 module. Note 1: Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). 2010 Microchip Technology Inc. Preliminary DS39960B-page 223 PIC18F87K22 FAMILY NOTES: DS39960B-page 224 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 18.0 REAL-TIME CLOCK AND CALENDAR (RTCC) The RTCC module is intended for applications where accurate time must be maintained for extended period with minimum to no intervention from the CPU. The module is optimized for low-power usage in order to provide extended battery life while keeping track of time. The module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099. Hours are measured in 24-hour (military time) format. The clock provides a granularity of one second with half-second visibility to the user. The key features of the Real-Time Clock and Calendar (RTCC) module are: * * * * * * * * * * * * Time: hours, minutes and seconds Twenty-four hour format (military time) Calendar: weekday, date, month and year Alarm configurable Year range: 2000 to 2099 Leap year correction BCD format for compact firmware Optimized for low-power operation User calibration with auto-adjust Calibration range: 2.64 seconds error per month Requirements: external 32.768 kHz clock crystal Alarm pulse or seconds clock output on RTCC pin FIGURE 18-1: RTCC BLOCK DIAGRAM RTCC Clock Domain CPU Clock Domain 32.768 kHz Input from SOSC Oscillator Internal RC (LF-INTOSC) RTCC Prescalers 0.5s RTCC Timer Alarm Event RTCCFG ALRMRPT YEAR MTHDY WKDYHR MINSEC ALMTHDY Compare Registers with Masks ALRMVALx ALWDHR ALMINSEC Repeat Counter RTCVALx Comparator RTCC Interrupt RTCC Interrupt Logic Alarm Pulse RTCC Pin RTCOE 2010 Microchip Technology Inc. Preliminary DS39960B-page 225 PIC18F87K22 FAMILY 18.1 RTCC MODULE REGISTERS Alarm Value Registers * ALRMVALH * ALRMVALL Both registers access the following registers: - ALRMMNTH - ALRMDAY - ALRMWD - ALRMHR - ALRMMIN - ALRMSEC Note: The RTCVALH and RTCVALL registers can be accessed through RTCRPT<1:0> (RTCCFG<1:0>). ALRMVALH and ALRMVALL can be accessed through ALRMPTR<1:0> (ALRMCFG<1:0>). The RTCC module registers are divided into the following categories: RTCC Control Registers * * * * * RTCCFG RTCCAL PADCFG1 ALRMCFG ALRMRPT RTCC Value Registers * RTCVALH * RTCVALL Both registers access the following registers: - YEAR - MONTH - DAY - WEEKDAY - HOUR - MINUTE - SECOND DS39960B-page 226 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 18.1.1 RTCC CONTROL REGISTERS RTCCFG: RTCC CONFIGURATION REGISTER(1) U-0 -- R/W-0 RTCWREN (4) REGISTER 18-1: R/W-0 RTCEN(2) bit 7 Legend: R = Readable bit -n = Value at POR bit 7 R-0 R-0 (3) R/W-0 RTCOE R/W-0 RTCPTR1 R/W-0 RTCPTR0 bit 0 RTCSYNC HALFSEC W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown RTCEN: RTCC Enable bit(2) 1 = RTCC module is enabled 0 = RTCC module is disabled Unimplemented: Read as `0' RTCWREN: RTCC Value Registers Write Enable bit(4) 1 = RTCVALH and RTCVALL registers can be written to by the user 0 = RTCVALH and RTCVALL registers are locked out from being written to by the user RTCSYNC: RTCC Value Registers Read Synchronization bit 1 = RTCVALH, RTCVALL and ALRMRPT registers can change while reading if a rollover ripple results in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid. 0 = RTCVALH, RTCVALL and ALCFGRPT registers can be read without concern over a rollover ripple HALFSEC: Half-Second Status bit(3) 1 = Second half period of a second 0 = First half period of a second RTCOE: RTCC Output Enable bit 1 = RTCC clock output enabled 0 = RTCC clock output disabled RTCPTR<1:0>: RTCC Value Register Window Pointer bits Points to the corresponding RTCC Value registers when reading the RTCVALH and RTCVALL registers. The RTCPTR<1:0> value decrements on every read or write of RTCVALH<15:8> until it reaches `00'. RTCVALH: 00 = Minutes 01 = Weekday 10 = Month 11 = Reserved RTCVALL: 00 = Seconds 01 = Hours 10 = Day 11 = Year The RTCCFG register is only affected by a POR. A write to the RTCEN bit is only allowed when RTCWREN = 1. This bit is read-only; it is cleared to `0' on a write to the lower half of the MINSEC register. RTCWREN can only be written with the unlock sequence (see Example 18-1). bit 6 bit 5 bit 4 bit 3 bit 2 bit 1-0 Note 1: 2: 3: 4: 2010 Microchip Technology Inc. Preliminary DS39960B-page 227 PIC18F87K22 FAMILY REGISTER 18-2: R/W-0 CAL7 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown RTCCAL: RTCC CALIBRATION REGISTER R/W-0 CAL6 R/W-0 CAL5 R/W-0 CAL4 R/W-0 CAL3 R/W-0 CAL2 R/W-0 CAL1 R/W-0 CAL0 bit 0 CAL<7:0>: RTC Drift Calibration bits 01111111 = Maximum positive adjustment. Adds 508 RTC clock pulses every minute. . . . 00000001 = Minimum positive adjustment. Adds four RTC clock pulses every minute. 00000000 = No adjustment 11111111 = Minimum negative adjustment. Subtracts four RTC clock pulses every minute. . . . 10000000 = Maximum negative adjustment. Subtracts 512 RTC clock pulses every minute. REGISTER 18-3: R/W-0 RDPU bit 7 Legend: R = Readable bit -n = Value at POR bit 7 PADCFG1: PAD CONFIGURATION REGISTER R/W-0 RJPU (2) R/W-0 REPU U-0 -- U-0 -- R/W-0 RTSECSEL1(1) R/W-0 RTSECSEL0(1) U-0 -- bit 0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown RDPU: PORTD Pull-up Enable bit 1 = PORTD pull-up resistors are enabled by individual port latch values 0 = All PORTD pull-up resistors are disabled REPU: PORTE Pull-up Enable bit 1 = PORTE pull-up resistors are enabled by individual port latch values 0 = All PORTE pull-up resistors are disabled RJPU: PORTJ Pull-up Enable bit(2) 1 = PORTJ pull-up resistors are enabled by individual port latch values 0 = All PORTJ pull-up resistors are disabled RTSECSEL<1:0>: RTCC Seconds Clock Output Select bit(1) 11 = Reserved; do not use 10 = RTCC source clock is selected for the RTCC pin (pin can be LF-INTOSC or SOSC, depending on the RTCOSC (CONFIG3L<1>) bit setting) 01 = RTCC seconds clock is selected for the RTCC pin 00 = RTCC alarm pulse is selected for the RTCC pin Unimplemented: Read as `0' To enable the actual RTCC output, the RTCOE (RTCCFG<2>) bit must be set. Available only on 80-pin parts. bit 6 bit 5 bit 2-1 bit 0 Note 1: 2: DS39960B-page 228 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 18-4: R/W-0 ALRMEN bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown ALRMCFG: ALARM CONFIGURATION REGISTER R/W-0 CHIME R/W-0 AMASK3 R/W-0 AMASK2 R/W-0 AMASK1 R/W-0 AMASK0 R/W-0 ALRMPTR1 R/W-0 ALRMPTR0 bit 0 ALRMEN: Alarm Enable bit 1 = Alarm is enabled (cleared automatically after an alarm event whenever ARPT<7:0> = 00 and CHIME = 0) 0 = Alarm is disabled CHIME: Chime Enable bit 1 = Chime is enabled; ALRMPTR<1:0> bits are allowed to roll over from 00h to FFh 0 = Chime is disabled; ALRMPTR<1:0> bits stop once they reach 00h AMASK<3:0>: Alarm Mask Configuration bits 0000 = Every half second 0001 = Every second 0010 = Every 10 seconds 0011 = Every minute 0100 = Every 10 minutes 0101 = Every hour 0110 = Once a day 0111 = Once a week 1000 = Once a month 1001 = Once a year (except when configured for February 29th, once every four years) 101x = Reserved - Do not use 11xx = Reserved - Do not use ALRMPTR<1:0>: Alarm Value Register Window Pointer bits Points to the corresponding Alarm Value registers when reading the ALRMVALH and ALRMVALL registers. The ALRMPTR<1:0> value decrements on every read or write of ALRMVALH until it reaches `00'. ALRMVALH: 00 = ALRMMIN 01 = ALRMWD 10 = ALRMMNTH 11 = Unimplemented ALRMVALL: 00 = ALRMSEC 01 = ALRMHR 10 = ALRMDAY 11 = Unimplemented bit 6 bit 5-2 bit 1-0 2010 Microchip Technology Inc. Preliminary DS39960B-page 229 PIC18F87K22 FAMILY REGISTER 18-5: R/W-0 ARPT7 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown ALRMRPT: ALARM REPEAT REGISTER R/W-0 ARPT6 R/W-0 ARPT5 R/W-0 ARPT4 R/W-0 ARPT3 R/W-0 ARPT2 R/W-0 ARPT1 R/W-0 ARPT0 bit 0 ARPT<7:0>: Alarm Repeat Counter Value bits 11111111 = Alarm will repeat 255 more times . . . 00000000 = Alarm will not repeat The counter decrements on any alarm event. The counter is prevented from rolling over from 00h to FFh unless CHIME = 1. 18.1.2 RTCVALH AND RTCVALL REGISTER MAPPINGS RESERVED REGISTER U-0 -- U-0 -- U-0 -- U-0 -- U-0 -- U-0 -- U-0 -- bit 0 REGISTER 18-6: U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7-0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown Unimplemented: Read as `0' REGISTER 18-7: R/W-x YRTEN3 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-4 bit 3-0 Note 1: YEAR: YEAR VALUE REGISTER(1) R/W-x R/W-x YRTEN1 R/W-x YRTEN0 R/W-x YRONE3 R/W-x YRONE2 R/W-x YRONE1 R/W-x YRONE0 bit 0 YRTEN2 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit bits Contains a value from 0 to 9. YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit bits Contains a value from 0 to 9. A write to the YEAR register is only allowed when RTCWREN = 1. DS39960B-page 230 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 18-8: U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7-5 bit 4 bit 3-0 Note 1: W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown MONTH: MONTH VALUE REGISTER(1) U-0 -- U-0 -- R/W-x MTHTEN0 R/W-x MTHONE3 R/W-x MTHONE2 R/W-x MTHONE1 R/W-x MTHONE0 bit 0 Unimplemented: Read as `0' MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of 0 or 1. MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9. A write to this register is only allowed when RTCWREN = 1. REGISTER 18-9: U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7-6 bit 5-4 bit 3-0 Note 1: DAY: DAY VALUE REGISTER(1) U-0 -- R/W-x DAYTEN1 R/W-x DAYTEN0 R/W-x DAYONE3 R/W-x DAYONE2 R/W-x DAYONE1 R/W-x DAYONE0 bit 0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown Unimplemented: Read as `0' DAYTEN<1:0>: Binary Coded Decimal value of Day's Tens Digit bits Contains a value from 0 to 3. DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9. A write to this register is only allowed when RTCWREN = 1. REGISTER 18-10: WEEKDAY: WEEKDAY VALUE REGISTER(1) U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7-3 bit 2-0 Note 1: W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown U-0 -- U-0 -- U-0 -- U-0 -- R/W-x WDAY2 R/W-x WDAY1 R/W-x WDAY0 bit 0 Unimplemented: Read as `0' WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits Contains a value from 0 to 6. A write to this register is only allowed when RTCWREN = 1. 2010 Microchip Technology Inc. Preliminary DS39960B-page 231 PIC18F87K22 FAMILY REGISTER 18-11: HOUR: HOUR VALUE REGISTER(1) U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7-6 bit 5-4 bit 3-0 Note 1: W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown U-0 -- R/W-x HRTEN1 R/W-x HRTEN0 R/W-x HRONE3 R/W-x HRONE2 R/W-x HRONE1 R/W-x HRONE0 bit 0 Unimplemented: Read as `0' HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits Contains a value from 0 to 2. HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits Contains a value from 0 to 9. A write to this register is only allowed when RTCWREN = 1. REGISTER 18-12: MINUTE: MINUTE VALUE REGISTER U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7 bit 6-4 bit 3-0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R/W-x MINTEN2 R/W-x MINTEN1 R/W-x MINTEN0 R/W-x MINONE3 R/W-x MINONE2 R/W-x MINONE1 R/W-x MINONE0 bit 0 Unimplemented: Read as `0' MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits Contains a value from 0 to 5. MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits Contains a value from 0 to 9. REGISTER 18-13: SECOND: SECOND VALUE REGISTER U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7 bit 6-4 bit 3-0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R/W-x SECTEN2 R/W-x SECTEN1 R/W-x SECTEN0 R/W-x SECONE3 R/W-x SECONE2 R/W-x SECONE1 R/W-x SECONE0 bit 0 Unimplemented: Read as `0' SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits Contains a value from 0 to 5. SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits Contains a value from 0 to 9. DS39960B-page 232 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 18.1.3 ALRMVALH AND ALRMVALL REGISTER MAPPINGS REGISTER 18-14: ALRMMNTH: ALARM MONTH VALUE REGISTER(1) U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7-5 bit 4 bit 3-0 Note 1: W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown U-0 -- U-0 -- R/W-x MTHTEN0 R/W-x MTHONE3 R/W-x MTHONE2 R/W-x MTHONE1 R/W-x MTHONE0 bit 0 Unimplemented: Read as `0' MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bits Contains a value of 0 or 1. MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9. A write to this register is only allowed when RTCWREN = 1. REGISTER 18-15: ALRMDAY: ALARM DAY VALUE REGISTER(1) U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7-6 bit 5-4 bit 3-0 Note 1: W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown U-0 -- R/W-x DAYTEN1 R/W-x DAYTEN0 R/W-x DAYONE3 R/W-x DAYONE2 R/W-x DAYONE1 R/W-x DAYONE0 bit 0 Unimplemented: Read as `0' DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3. DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9. A write to this register is only allowed when RTCWREN = 1. REGISTER 18-16: ALRMWD: ALARM WEEKDAY VALUE REGISTER(1) U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7-3 bit 2-0 Note 1: W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown U-0 -- U-0 -- U-0 -- U-0 -- R/W-x WDAY2 R/W-x WDAY1 R/W-x WDAY0 bit 0 Unimplemented: Read as `0' WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits Contains a value from 0 to 6. A write to this register is only allowed when RTCWREN = 1. 2010 Microchip Technology Inc. Preliminary DS39960B-page 233 PIC18F87K22 FAMILY REGISTER 18-17: ALRMHR: ALARM HOURS VALUE REGISTER(1) U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7-6 bit 5-4 bit 3-0 Note 1: W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown U-0 -- R/W-x HRTEN1 R/W-x HRTEN0 R/W-x HRONE3 R/W-x HRONE2 R/W-x HRONE1 R/W-x HRONE0 bit 0 Unimplemented: Read as `0' HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits Contains a value from 0 to 2. HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits Contains a value from 0 to 9. A write to this register is only allowed when RTCWREN = 1. REGISTER 18-18: ALRMMIN: ALARM MINUTES VALUE REGISTER U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7 bit 6-4 bit 3-0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R/W-x MINTEN2 R/W-x MINTEN1 R/W-x MINTEN0 R/W-x MINONE3 R/W-x MINONE2 R/W-x MINONE1 R/W-x MINONE0 bit 0 Unimplemented: Read as `0' MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits Contains a value from 0 to 5. MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits Contains a value from 0 to 9. REGISTER 18-19: ALRMSEC: ALARM SECONDS VALUE REGISTER U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7 bit 6-4 bit 3-0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R/W-x SECTEN2 R/W-x SECTEN1 R/W-x SECTEN0 R/W-x SECONE3 R/W-x SECONE2 R/W-x SECONE1 R/W-x SECONE0 bit 0 Unimplemented: Read as `0' SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits Contains a value from 0 to 5. SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits Contains a value from 0 to 9. DS39960B-page 234 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 18.1.4 RTCEN BIT WRITE 18.2 18.2.1 Operation REGISTER INTERFACE RTCWREN (RTCCFG<5>) must be set before a write to RTCEN can take place. Any write to the RTCEN bit, while RTCWREN = 0, will be ignored. Like the RTCEN bit, the RTCVALH and RTCVALL registers can only be written to when RTCWREN = 1. A write to these registers, while RTCWREN = 0, will be ignored. The register interface for the RTCC and alarm values is implemented using the Binary Coded Decimal (BCD) format. This simplifies the firmware when using the module, as each of the digits is contained within its own 4-bit value (see Figure 18-2 and Figure 18-3). FIGURE 18-2: TIMER DIGIT FORMAT Year Month Day Day Of Week 0-9 0-9 0-1 0-9 0-3 0-9 0-6 Hours (24-hour format) Minutes Seconds 1/2 Second Bit (binary format) 0-2 0-9 0-5 0-9 0-5 0-9 0/1 FIGURE 18-3: ALARM DIGIT FORMAT Month Day Day Of Week 0-1 0-9 0-3 0-9 0-6 Hours (24-hour format) Minutes Seconds 0-2 0-9 0-5 0-9 0-5 0-9 2010 Microchip Technology Inc. Preliminary DS39960B-page 235 PIC18F87K22 FAMILY 18.2.2 CLOCK SOURCE As mentioned earlier, the RTCC module is intended to be clocked by an external Real-Time Clock crystal oscillating at 32.768 kHz, but an internal oscillator can be used. The RTCC clock selection is decided by the RTCOSC bit (CONFIG3L<0>). Calibration of the crystal can be done through this module to yield an error of 3 seconds or less per month. (For further details, see Section 18.2.9 "Calibration".) FIGURE 18-4: 32.768 kHz XTAL from SOSC Internal RC RTCCFG CLOCK SOURCE MULTIPLEXING Half-Second Clock 1:16384 Clock Prescaler(1) Half second(1) One Second Clock Second Hour:Minute Day Day of Week Month Year Note 1: Writing to the lower half of the MINSEC register resets all counters, allowing fraction of a second synchronization; clock prescaler is held in Reset when RTCEN = 0. 18.2.2.1 Real-Time Clock Enable TABLE 18-1: DAY OF WEEK SCHEDULE Day of Week 0 1 2 3 4 5 6 The RTCC module can be clocked by an external, 32.768 kHz crystal (SOSC oscillator) or the LF-INTOSC oscillator, which can be selected in CONFIG3L<0>. If the external clock is used, the SOSC oscillator should be enabled. If LF-INTOSC is providing the clock, the INTOSC clock can be brought out to the RTCC pin by the RTSECSEL<1:0> bits (PADCFG<2:1>). Sunday Monday Tuesday Wednesday Thursday Friday Saturday 18.2.3 DIGIT CARRY RULES This section explains which timer values are affected when there is a rollover: * Time of Day: From 23:59:59 to 00:00:00 with a carry to the Day field * Month: From 12/31 to 01/01 with a carry to the Year field * Day of Week: From 6 to 0 with no carry (see Table 18-1) * Year Carry: From 99 to 00; this also surpasses the use of the RTCC For the day-to-month rollover schedule, see Table 18-2. Because the following values are in BCD format, the carry to the upper BCD digit occurs at the count of 10, not 16 (SECONDS, MINUTES, HOURS, WEEKDAY, DAYS and MONTHS). TABLE 18-2: Month DAY TO MONTH ROLLOVER SCHEDULE Maximum Day Field 31 28 or 29(1) 31 30 31 30 31 31 30 31 30 31 01 (January) 02 (February) 03 (March) 04 (April) 05 (May) 06 (June) 07 (July) 08 (August) 09 (September) 10 (October) 11 (November) 12 (December) Note 1: See Section 18.2.4 "Leap Year". DS39960B-page 236 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 18.2.4 LEAP YEAR 18.2.7 WRITE LOCK Since the year range on the RTCC module is 2000 to 2099, the leap year calculation is determined by any year divisible by four in the above range. Only February is affected in a leap year. February will have 29 days in a leap year and 28 days in any other year. In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RTCCFG<5>) must be set. To avoid accidental writes to the RTCC Timer register, it is recommended that the RTCWREN bit (RTCCFG<5>) be kept clear when not writing to the register. For the RTCWREN bit to be set, there is only one instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN. For that reason, it is recommended that users follow the code example in Example 18-1. 18.2.5 GENERAL FUNCTIONALITY All Timer registers containing a time value of seconds or greater are writable. The user configures the time by writing the required year, month, day, hour, minutes and seconds to the Timer registers, via register pointers. (See Section 18.2.8 "Register Mapping".) The timer uses the newly written values and proceeds with the count from the required starting point. The RTCC is enabled by setting the RTCEN bit (RTCCFG<7>). If enabled while adjusting these registers, the timer still continues to increment. However, any time the MINSEC register is written to, both of the timer prescalers are reset to `0'. This allows fraction of a second synchronization. The Timer registers are updated in the same cycle as the write instruction's execution by the CPU. The user must ensure that when RTCEN = 1, the updated registers will not be incremented at the same time. This can be accomplished in several ways: * By checking the RTCSYNC bit (RTCCFG<4>) * By checking the preceding digits from which a carry can occur * By updating the registers immediately following the seconds pulse (or an alarm interrupt) The user has visibility to the half-second field of the counter. This value is read-only and can be reset only by writing to the lower half of the SECONDS register. EXAMPLE 18-1: movlw movwf movlw movwf bsf SETTING THE RTCWREN BIT 0x55 EECON2 0xAA EECON2 RTCCFG,RTCWREN 18.2.8 REGISTER MAPPING To limit the register interface, the RTCC Timer and Alarm Timer registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTRx bits (RTCCFG<1:0>) to select the required Timer register pair. By reading or writing to the RTCVALH register, the RTCC Pointer value (RTCPTR<1:0>) decrements by `1' until it reaches `00'. When `00' is reached, the MINUTES and SECONDS value is accessible through RTCVALH and RTCVALL until the pointer value is manually changed. TABLE 18-3: RTCVALH AND RTCVALL REGISTER MAPPING RTCC Value Register Window RTCVALH MINUTES WEEKDAY MONTH -- RTCVALL SECONDS HOURS DAY YEAR 18.2.6 SAFETY WINDOW FOR REGISTER READS AND WRITES RTCPTR<1:0> 00 01 10 11 The RTCSYNC bit indicates a time window during which the RTCC clock domain registers can be safely read and written without concern about a rollover. When RTCSYNC = 0, the registers can be safely accessed by the CPU. Whether RTCSYNC = 1 or 0, the user should employ a firmware solution to ensure that the data read did not fall on a rollover boundary, resulting in an invalid or partial read. This firmware solution would consist of reading each register twice and then comparing the two values. If the two values matched, then a rollover did not occur. The Alarm Value register windows (ALRMVALH and ALRMVALL) use the ALRMPTR bits (ALRMCFG<1:0>) to select the desired alarm register pair. By reading or writing to the ALRMVALH register, the Alarm Pointer value, ALRMPTR<1:0>, decrements by `1' until it reaches `00'. When it reaches `00', the ALRMMIN and ALRMSEC values are accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed. 2010 Microchip Technology Inc. Preliminary DS39960B-page 237 PIC18F87K22 FAMILY TABLE 18-4: ALRMVAL REGISTER MAPPING Alarm Value Register Window ALRMVALH ALRMMIN ALRMWD ALRMMNTH -- ALRMVALL ALRMSEC ALRMHR ALRMDAY -- Writes to the RTCCAL register should occur only when the timer is turned off or immediately after the rising edge of the seconds pulse. Note: In determining the crystal's error value, it is the user's responsibility to include the crystal's initial error from drift due to temperature or crystal aging. ALRMPTR<1:0> 00 01 10 11 18.3 Alarm The Alarm features and characteristics are: 18.2.9 CALIBRATION The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than three seconds per month. To perform this calibration, find the number of error clock pulses and store the value into the lower half of the RTCCAL register. The eight-bit, signed value, loaded into RTCCAL, is multiplied by four and will be either added or subtracted from the RTCC timer, once every minute. To calibrate the RTCC module: 1. 2. Use another timer resource on the device to find the error of the 32.768 kHz crystal. Convert the number of error clock pulses per minute (see Equation 18-1). * Configurable from half a second to one year * Enabled using the ALRMEN bit (ALRMCFG<7>, Register 18-4) * Offers one-time and repeat alarm options 18.3.1 CONFIGURING THE ALARM The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. The bit will not be cleared if the CHIME bit = 1 or if ALRMRPT 0. The interval selection of the alarm is configured through the ALRMCFG bits (AMASK<3:0>); see Figure 18-5. These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur. The alarm can also be configured to repeat based on a preconfigured interval. The number of times this occurs, after the alarm is enabled, is stored in the ALRMRPT register. Note: While the alarm is enabled (ALRMEN = 1), changing any of the registers, other than the RTCCAL, ALRMCFG and ALRMRPT registers and the CHIME bit, can result in a false alarm event leading to a false alarm interrupt. To avoid this, only change the timer and alarm values while the alarm is disabled (ALRMEN = 0). It is recommended that the ALRMCFG and ALRMRPT registers and CHIME bit be changed when RTCSYNC = 0. EQUATION 18-1: CONVERTING ERROR CLOCK PULSES (Ideal Frequency (32,758) - Measured Frequency) * 60 = Error Clocks per Minute * If the oscillator is faster than ideal (negative result from step 2), the RCFGCALL register value needs to be negative. This causes the specified number of clock pulses to be subtracted from the timer counter once every minute. * If the oscillator is slower than ideal (positive result from step 2), the RCFGCALL register value needs to be positive. This causes the specified number of clock pulses to be added to the timer counter once every minute. Load the RTCCAL register with the correct value. 3. DS39960B-page 238 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 18-5: ALARM MASK SETTINGS Day of the Week Month Day Hours Minutes Seconds Alarm Mask Setting AMASK<3:0> 0000 - Every half second 0001 - Every second 0010 - Every 10 seconds 0011 - Every minute 0100 - Every 10 minutes 0101 - Every hour 0110 - Every day 0111 - Every week 1000 - Every month 1001 - Every year(1) Note 1: m m d d d d d h h h h h h h h m m m m m m m m m m m s s s s s s s s s s s s s s s Annually, except when configured for February 29. When ALRMCFG = 00 and the CHIME bit = 0 (ALRMCFG<6>), the repeat function is disabled and only a single alarm will occur. The alarm can be repeated up to 255 times by loading the ALRMRPT register with FFh. After each alarm is issued, the ALRMRPT register is decremented by one. Once the register has reached `00', the alarm will be issued one last time. After the alarm is issued a last time, the ALRMEN bit is cleared automatically and the alarm turned off. Indefinite repetition of the alarm can occur if the CHIME bit = 1. When CHIME = 1, the alarm is not disabled when the ALRMRPT register reaches `00', but it rolls over to FF and continues counting indefinitely. 18.3.2 ALARM INTERRUPT At every alarm event, an interrupt is generated. Additionally, an alarm pulse output is provided that operates at half the frequency of the alarm. The alarm pulse output is completely synchronous with the RTCC clock and can be used as a trigger clock to other peripherals. This output is available on the RTCC pin. The output pulse is a clock with a 50% duty cycle and a frequency half that of the alarm event (see Figure 18-6). The RTCC pin also can output the seconds clock. The user can select between the alarm pulse, generated by the RTCC module, or the seconds clock output. The RTSECSEL<1:0> bits (PADCFG1<2:1>) select between these two outputs: * Alarm pulse - RTSECSEL<1:0> = 00 * Seconds clock - RTSECSEL<1:0> = 01 2010 Microchip Technology Inc. Preliminary DS39960B-page 239 PIC18F87K22 FAMILY FIGURE 18-6: RTCEN bit TIMER PULSE GENERATION ALRMEN bit RTCC Alarm Event RTCC Pin 18.4 Sleep Mode 18.5 18.5.1 Reset DEVICE RESET The timer and alarm continue to operate while in Sleep mode. The operation of the alarm is not affected by Sleep, as an alarm event can always wake up the CPU. The Idle mode does not affect the operation of the timer or alarm. When a device Reset occurs, the ALRMRPT register is forced to its Reset state causing the alarm to be disabled (if enabled prior to the Reset). If the RTCC was enabled, it will continue to operate when a basic device Reset occurs. 18.5.2 POWER-ON RESET (POR) The RTCCFG and ALRMRPT registers are reset only on a POR. Once the device exits the POR state, the clock registers should be reloaded with the desired values. The timer prescaler values can be reset only by writing to the SECONDS register. No device Reset can affect the prescalers. DS39960B-page 240 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 18.6 Register Maps Table 18-5, Table 18-6 and Table 18-7 summarize the registers associated with the RTCC module. TABLE 18-5: File Name RTCCFG RTCCAL PADCFG1 ALRMCFG ALRMRPT PMD1 Legend: Note 1: RTCC CONTROL REGISTERS Bit 7 RTCEN CAL7 -- ALRMEN ARPT7 PSPMD Bit 6 -- CAL6 -- CHIME ARPT6 CTMUMD Bit 5 RTCWREN CAL5 RJPU (1) Bit 4 RTCSYNC CAL4 -- AMASK2 ARPT4 TMR4MD Bit 3 HALFSEC CAL3 -- AMASK1 ARPT3 TMR3MD Bit 2 RTCOE CAL2 AMASK0 ARPT2 TMR2MD Bit 1 RTCPTR1 CAL1 ALRMPTR1 ARPT1 TMR1MD Bit 0 RTCPTR0 CAL0 -- ALRMPTR0 ARPT0 EMBDM RTSECSEL1 RTSECSEL0 AMASK3 ARPT5 RTCCMD -- = unimplemented, read as `0'. Reset values are shown in hexadecimal for 80-pin devices. Not available on 64-pin devices (PIC18F6XK22). TABLE 18-6: File Name RTCVALH RTCVALL RTCC VALUE REGISTERS Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 RTCC Value High Register Window Based on RTCPTR<1:0> RTCC Value Low Register Window Based on RTCPTR<1:0> TABLE 18-7: File Name ALRMVALH ALRMVALL ALARM VALUE REGISTERS Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Alarm Value High Register Window Based on ALRMPTR<1:0> Alarm Value Low Register Window Based on ALRMPTR<1:0> 2010 Microchip Technology Inc. Preliminary DS39960B-page 241 PIC18F87K22 FAMILY NOTES: DS39960B-page 242 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 19.0 CAPTURE/COMPARE/PWM (CCP) MODULES Each CCP module contains a 16-bit register that can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register. For the sake of clarity, all CCP module operation in the following sections is described with respect to CCP4, but is equally applicable to CCP5 through CCP10. Note: The CCP9 and CCP10 modules are disabled on the devices with 32 Kbytes of program memory (PIC18FX5K22). PIC18F87K22 family devices have seven CCP (Capture/Compare/PWM) modules, designated CCP4 through CCP10. All the modules implement standard Capture, Compare and Pulse-Width Modulation (PWM) modes. Note: Throughout this section, generic references are used for register and bit names that are the same, except for an `x' variable that indicates the item's association with the specific CCP module. For example, the control register is named CCPxCON and refers to CCP4CON through CCP10CON. REGISTER 19-1: U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7-6 bit 5-4 CCPxCON: CCPx CONTROL REGISTER (CCP4-CCP10 MODULES)(1) U-0 -- R/W-0 DCxB1 R/W-0 DCxB0 R/W-0 CCPxM3(2) R/W-0 CCPxM2(2) R/W-0 CCPxM1(2) R/W-0 CCPxM0(2) bit 0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown Unimplemented: Read as `0' DCxB<1:0>: PWM Duty Cycle bit 1 and bit 0 for CCPx Module Capture mode: Unused. Compare mode: Unused. PWM mode: These bits are the two Least Significant bits (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight Most Significant bits (DCx<9:2>) of the duty cycle are found in CCPRxL. CCPxM<3:0>: CCPx Module Mode Select bits(2) 0000 = Capture/Compare/PWM disabled (resets CCPx module) 0001 = Reserved 0010 = Compare mode, toggle output on match (CCPxIF bit is set) 0011 = Reserved 0100 = Capture mode: every falling edge 0101 = Capture mode: every rising edge 0110 = Capture mode: every 4th rising edge 0111 = Capture mode: every 16th rising edge 1000 = Compare mode: initialize CCPx pin low; on compare match, force CCPx pin high (CCPxIF bit is set) 1001 = Compare mode: initialize CCPx pin high; on compare match, force CCPx pin low (CCPxIF bit is set) 1010 = Compare mode: generate software interrupt on compare match (CCPxIF bit is set, CCPx pin reflects I/O state) 1011 = Compare mode: Special Event Trigger; reset timer on CCPx match (CCPxIF bit is set) 11xx = PWM mode The CCP9 and CCP10 modules are not available on the devices with 32 Kbytes of program memory (PIC18FX5K22). CCPxM<3:0> = 1011 will only reset the timer and not start A/D conversion on CCPx match. bit 3-0 Note 1: 2: 2010 Microchip Technology Inc. Preliminary DS39960B-page 243 PIC18F87K22 FAMILY REGISTER 19-2: R/W-0 C7TSEL1 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-6 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown CCPTMRS1: CCP TIMER SELECT REGISTER 1 R/W-0 U-0 -- R/W-0 C6TSEL0 U-0 -- R/W-0 C5TSEL0 R/W-0 C4TSEL1 R/W-0 C4TSEL0 bit 0 C7TSEL0 C7TSEL<1:0>: CCP7 Timer Selection bits 00 = CCP7 is based off of TMR1/TMR2 01 = CCP7 is based off of TMR5/TMR4 10 = CCP7 is based off of TMR5/TMR6 11 = CCP7 is based off of TMR5/TMR8 Unimplemented: Read as `0' C6TSEL0: CCP6 Timer Selection bit 0 = CCP6 is based off of TMR1/TMR2 1 = CCP6 is based off of TMR5/TMR2 Unimplemented: Read as `0' C5TSEL0: CCP5 Timer Selection bit 0 = CCP5 is based off of TMR1/TMR2 1 = CCP5 is based off of TMR5/TMR4 C4TSEL<1:0>: CCP4 Timer Selection bits 00 = CCP4 is based off of TMR1/TMR2 01 = CCP4 is based off of TMR3/TMR4 10 = CCP4 is based off of TMR3/TMR6 11 = Reserved; do not use bit 5 bit 4 bit 3 bit 2 bit 1-0 DS39960B-page 244 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 19-3: U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7-5 bit 4 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown CCPTMRS2: CCP TIMER SELECT REGISTER 2 U-0 -- U-0 -- R/W-0 C10TSEL0(1) U-0 -- R/W-0 C9TSEL0(1) R/W-0 C8TSEL1 R/W-0 C8TSEL0 bit 0 Unimplemented: Read as `0' C10TSEL0: CCP10 Timer Selection bit(1) 0 = CCP10 is based off of TMR1/TMR2 1 = CCP10 is based off of TMR7/TMR2 Unimplemented: Read as `0' C9TSEL0: CCP9 Timer Selection bit(1) 0 = CCP9 is based off of TMR1/TMR2 1 = CCP9 is based off of TMR7/TMR4 C8TSEL<1:0>: CCP8 Timer Selection bits On Non 32-Byte Device Variants: 00 = CCP8 is based off of TMR1/TMR2 01 = CCP8 is based off of TMR7/TMR4 10 = CCP8 is based off of TMR7/TMR6 11 = Reserved; do not use On 32-Byte Device Variants (PIC18F65K22 and PIC18F85K22): 00 = CCP8 is based off of TMR1/TMR2 01 = CCP8 is based off of TMR1/TMR4 10 = CCP8 is based off of TMR1/TMR6 11 = Reserved; do not use Bit unimplemented and reads as `0' on the devices with 32 Kbytes of program memory (PIC18FX5K22). bit 3 bit 2 bit 1-0 Note 1: 2010 Microchip Technology Inc. Preliminary DS39960B-page 245 PIC18F87K22 FAMILY REGISTER 19-4: R/W-x CCPRxL7 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown CCPRxL: CCPx PERIOD LOW BYTE REGISTER R/W-x R/W-x CCPRxL5 R/W-x CCPRxL4 R/W-x CCPRxL3 R/W-x CCPRxL2 R/W-x CCPRxL1 R/W-x CCPRxL0 bit 0 CCPRxL6 CCPRxL<7:0>: CCPx Period Register Low Byte bits Capture Mode: Capture register low byte Compare Mode: Compare register low byte PWM Mode: Duty Cycle Register REGISTER 19-5: R/W-x CCPRxH7 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-0 CCPRxH: CCPx PERIOD HIGH BYTE REGISTER R/W-x R/W-x CCPRxH5 R/W-x CCPRxH4 R/W-x CCPRxH3 R/W-x CCPRxH2 R/W-x CCPRxH1 R/W-x CCPRxH0 bit 0 CCPRxH6 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown CCPRxH<7:0>: CCPx Period Register High Byte bits Capture Mode: Capture register high byte Compare Mode: Compare register high byte PWM Mode: Duty Cycle Buffer Register DS39960B-page 246 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 19.1 CCP Module Configuration TABLE 19-1: CCP Mode Capture Compare PWM Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable. CCP MODE - TIMER RESOURCE Timer Resource Timer1, Timer3, Timer 5 or Timer7 Timer2, Timer4, Timer 6 or Timer8 19.1.1 CCP MODULES AND TIMER RESOURCES The CCP modules utilize Timers, 1 through 8, that vary with the selected mode. Various timers are available to the CCP modules in Capture, Compare or PWM modes, as shown in Table 19-1. The assignment of a particular timer to a module is determined by the Timer to CCP enable bits in the CCPTMRSx registers. (See Register 19-2 and Register 19-3.) All of the modules may be active at once and may share the same timer resource if they are configured to operate in the same mode (Capture/Compare or PWM) at the same time. The CCPTMRS1 register selects the timers for CCP modules, 7, 6, 5 and 4, and the CCPTMRS2 register selects the timers for CCP modules, 10, 9 and 8. The possible configurations are shown in Table 19-2 and Table 19-3. TABLE 19-2: CCP4 TIMER ASSIGNMENTS FOR CCP MODULES 4, 5, 6 AND 7 CCPTMRS1 Register CCP5 CCP6 CCP7 Capture/ PWM PWM C7TSEL Compare Mode Mode <1:0> Mode TMR2 TMR2 00 01 10 11 TMR1 TMR5 TMR5 TMR5 TMR2 TMR4 TMR6 TMR8 Capture/ Capture/ Capture/ PWM PWM C4TSEL C6TSEL0 Compare C5TSEL0 Compare Compare Mode Mode <1:0> Mode Mode Mode 00 01 10 11 Note 1: TMR1 TMR3 TMR3 TMR2 TMR4 TMR6 0 1 TMR1 TMR5 TMR2 TMR4 0 1 TMR1 TMR5 Reserved(1) Do not use the reserved bits. TABLE 19-3: TIMER ASSIGNMENTS FOR CCP MODULES 8, 9 AND 10 CCPTMRS2 Register CCP8 Devices with 32 Kbytes CCP8 CCP9(1) CCP10(1) Capture/ Capture/ Capture/ Capture/ C8TSEL PWM C8TSEL PWM PWM PWM Compare Compare C9TSEL0 Compare C10TSEL0 Compare <1:0> Mode <1:0> Mode Mode Mode Mode Mode Mode Mode 00 01 10 11 Note 1: 2: TMR1 TMR7 TMR7 TMR2 TMR4 TMR6 00 01 10 11 TMR1 TMR1 TMR1 TMR2 TMR4 TMR6 0 1 TMR1 TMR7 TMR2 TMR4 0 1 TMR1 TMR7 TMR2 TMR2 Reserved(2) Reserved(2) Module not available for devices with 32 Kbytes of program memory (PIC18F65K22 and PIC18F85K22). Do not use the reserved bits. 2010 Microchip Technology Inc. Preliminary DS39960B-page 247 PIC18F87K22 FAMILY 19.1.2 OPEN-DRAIN OUTPUT OPTION 19.2 Capture Mode When operating in Output mode (the Compare or PWM modes), the drivers for the CCPx pins can be optionally configured as open-drain outputs. This feature allows the voltage level on the pin to be pulled to a higher level through an external pull-up resistor and allows the output to communicate with external circuits without the need for additional level shifters. The open-drain output option is controlled by the CCPxOD bits (ODCON2<7:0>). Setting the appropriate bit configures the pin for the corresponding module for open-drain operation. In Capture mode, the CCPR4H:CCPR4L register pair captures the 16-bit value of the Timer register selected in the CCPTMRS1 when an event occurs on the CCP4 pin. An event is defined as one of the following: * * * * Every falling edge Every rising edge Every 4th rising edge Every 16th rising edge 19.1.3 PIN ASSIGNMENT FOR CCP6, CCP7, CCP8 AND CCP9 The pin assignment for CCP6/7/8/9 (Capture input, Compare and PWM output) can change, based on the device configuration. The ECCPMX Configuration bit (CONFIG3H<1>) determines the pin to which CCP6/7/8/9 is multiplexed. The pin assignments for these CCP modules are given in Table 19-4. The event is selected by the mode select bits, CCP4M<3:0> (CCP4CON<3:0>). When a capture is made, the interrupt request flag bit, CCP4IF (PIR4<1>), is set. (It must be cleared in software.) If another capture occurs before the value in CCPR4 is read, the old captured value is overwritten by the new captured value. Figure 19-1 shows the Capture mode block diagram. 19.2.1 CCP PIN CONFIGURATION In Capture mode, the appropriate CCPx pin should be configured as an input by setting the corresponding TRIS direction bit. Note: If RC1 or RE7 is configured as a CCP4 output, a write to the port causes a capture condition. TABLE 19-4: ECCPMX Value 1 (Default) 0 CCP PIN ASSIGNMENT Pin Mapped To CCP7 RE5 RH6 CCP8 RE4 RH5 CC9 RE3 RH4 CCP6 RE6 RH7 19.2.2 TIMER1/3/5/7 MODE SELECTION For the available timers (1/3/5/7) to be used for the capture feature, the used timers must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer to be used with each CCP module is selected in the CCPTMRSx registers. (See Section 19.1.1 "CCP Modules and Timer Resources".) Details of the timer assignments for the CCP modules are given in Table 19-2 and Table 19-3. DS39960B-page 248 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 19-1: CAPTURE MODE OPERATION BLOCK DIAGRAM Set CCP5IF C5TSEL0 CCP5 Pin Prescaler 1, 4, 16 and Edge Detect C5TSEL0 CCP5CON<3:0> Q1:Q4 CCP4CON<3:0> 4 4 4 C4TSEL1 C4TSEL0 TMR3H TMR3 Enable CCPR4H TMR1 Enable C4TSEL0 C4TSEL1 TMR1H TMR1L CCPR4L TMR3L TMR5H TMR5 Enable CCPR5H TMR1 Enable TMR1H Set CCP4IF TMR1L CCPR5L TMR5L CCP4 Pin Prescaler 1, 4, 16 and Edge Detect Note: This block diagram uses CCP4 and CCP5, and their appropriate timers as an example. For details on all of the CCP modules and their timer assignments, see Table 19-2 and Table 19-3. 19.2.3 SOFTWARE INTERRUPT When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCP4IE bit (PIE4<1>) clear to avoid false interrupts and should clear the flag bit, CCP4IF, following any such change in operating mode. Switching from one capture prescaler to another may generate an interrupt. Doing that will also not clear the prescaler counter - meaning the first capture may be from a non-zero prescaler. Example 19-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt. 19.2.4 CCP PRESCALER There are four prescaler settings in Capture mode. They are specified as part of the operating mode selected by the mode select bits (CCP4M<3:0>). Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter. EXAMPLE 19-1: CHANGING BETWEEN CAPTURE PRESCALERS CLRFCCP4CON ; Turn CCP module off MOVLWNEW_CAPT_PS; Load WREG with the ; new prescaler mode ; value and CCP ON MOVWFCCP4CON ; Load CCP4CON with ; this value 2010 Microchip Technology Inc. Preliminary DS39960B-page 249 PIC18F87K22 FAMILY 19.3 Compare Mode 19.3.3 SOFTWARE INTERRUPT MODE In Compare mode, the 16-bit CCPR4 register value is constantly compared against the Timer register pair value selected in the CCPTMR1 register. When a match occurs, the CCP4 pin can be: * * * * Driven high Driven low Toggled (high-to-low or low-to-high) Unchanged (that is, reflecting the state of the I/O latch) When the Generate Software Interrupt mode is chosen (CCP4M<3:0> = 1010), the CCP4 pin is not affected. Only a CCP interrupt is generated, if enabled, and the CCP4IE bit is set. 19.3.4 SPECIAL EVENT TRIGGER The action on the pin is based on the value of the mode select bits (CCP4M<3:0>). At the same time, the interrupt flag bit, CCP4IF, is set. Figure 19-2 gives the Compare mode block diagram Both CCP modules are equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCP4M<3:0> = 1011). For either CCP module, the Special Event Trigger resets the Timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a programmable period register for either timer. The Special Event Trigger for CCP4 cannot start an A/D conversion. Note: The Special Event Trigger of ECCP2 can start an A/D conversion, but the A/D Converter must be enabled. For more information, see Section 19.0 "Capture/Compare/PWM (CCP) Modules". 19.3.1 CCP PIN CONFIGURATION The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit. Note: Clearing the CCP4CON register will force the RC1 or RE7 compare output latch (depending on device configuration) to the default low level. This is not the PORTC or PORTE I/O data latch. 19.3.2 TIMER1/3/5/7 MODE SELECTION If the CCP module is using the compare feature in conjunction with any of the Timer1/3/5/7 timers, the timers must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the compare operation may not work. Note: Details of the timer assignments for the CCP modules are given in Table 19-2 and Table 19-3. DS39960B-page 250 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 19-2: COMPARE MODE OPERATION BLOCK DIAGRAM Set CCP5IF Special Event Trigger (Timer1/5 Reset) CCP5 Pin Comparator Compare Match Output Logic 4 CCP5CON<3:0> TMR1H TMR1L 0 S R TRIS Output Enable Q CCPR5H CCPR5L TMR5H TMR5L 1 C5TSEL0 0 TMR1H TMR1L 1 TMR5H C4TSEL1 C4TSEL0 TMR5L Special Event Trigger (Timer1/Timer3 Reset, A/D Trigger) Set CCP4IF Comparator Compare Match Output Logic 4 CCP4CON<3:0> S R Q CCP4 Pin CCPR4H CCPR4L TRIS Output Enable Note: This block diagram uses CCP4 and CCP5 and their appropriate timers as an example. For details on all of the CCP modules and their timer assignments, see Table 19-2 and Table 19-3. TABLE 19-5: Name INTCON RCON PIR4 PIE4 IPR4 TRISB TRISC TRISE TRISH(2) TMR1L REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1/3/5/7 Bit 7 IPEN CCP10IF(1) Bit 6 SBOREN CCP9IF(1) Bit 5 TMR0IE CM CCP8IF CCP8IE CCP8IP TRISB5 TRISC5 TRISE5 TRISH5 Bit 4 INT0IE RI CCP7IF CCP7IE CCP7IP TRISB4 TRISC4 TRISE4 TRISH4 Bit 3 RBIE TO CCP6IF CCP6IE CCP6IP TRISB3 TRISC3 TRISE3 TRISH3 Bit 2 TMR0IF PD CCP5IF CCP5IE CCP5IP TRISB2 TRISC2 TRISE2 TRISH2 Bit 1 INT0IF POR CCP4IF CCP4IE CCP4IP TRISB1 TRISC1 TRISE1 TRISH1 Bit 0 RBIF BOR CCP3IF CCP3IE CCP3IP TRISB0 TRISC0 TRISE0 TRISH0 GIE/GIEH PEIE/GIEL CCP10IE(1) CCP9IE(1) CCP10IP(1) CCP9IP(1) TRISB7 TRISC7 TRISE7 TRISH7 TRISB6 TRISC6 TRISE6 TRISH6 Timer1 Register Low Byte Legend: -- = unimplemented, read as `0'. Shaded cells are not used by Capture/Compare or Timer1/3/5/7. Note 1: Unimplemented on devices with a program memory of 32 Kbytes (PIC18F65K22 and PIC18F85K22). 2: Unimplemented on 64-pin devices (PIC18F65K22, PIC18F66K22 and PIC18F67K22). 2010 Microchip Technology Inc. Preliminary DS39960B-page 251 PIC18F87K22 FAMILY TABLE 19-5: Name TMR1H TMR3L TMR3H TMR5L TMR5H TMR7L TMR7H T1CON T3CON T5CON T7CON CCPR4L CCPR4H CCPR5L CCPR5H CCPR6L CCPR6H CCPR7L CCPR7H CCPR8L CCPR8H CCPR9L(1) CCPR9H(1) CCPR10L(1) CCPR10H(1) CCP4CON CCP5CON CCP6CON CCP7CON CCP8CON CCP9CON(1) CCP10CON(1) CCPTMRS1 CCPTMRS2 PMD3 REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1/3/5/7 (CONTINUED) Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Timer1 Register High Byte Timer3 Register Low Byte Timer3 Register High Byte Timer5 Register Low Byte Timer5 Register High Byte Timer7 Register Low Byte Timer7 Register High Byte TMR1CS1 TMR1CS0 TMR3CS1 TMR3CS0 TMR5CS1 TMR5CS0 TMR7CS1 TMR7CS0 T1CKPS1 T3CKPS1 T5CKPS1 T7CKPS1 T1CKPS0 T3CKPS0 T5CKPS0 T7CKPS0 SOSCEN SOSCEN SOSCEN SOSCEN T1SYNC T3SYNC T5SYNC T7SYNC RD16 RD16 RD16 RD16 TMR1ON TMR3ON TMR5ON TMR7ON Capture/Compare/PWM Register 4 Low Byte Capture/Compare/PWM Register 4 High Byte Capture/Compare/PWM Register 5 Low Byte Capture/Compare/PWM Register 5 High Byte Capture/Compare/PWM Register 6 Low Byte Capture/Compare/PWM Register 6 High Byte Capture/Compare/PWM Register 7 Low Byte Capture/Compare/PWM Register 7 High Byte Capture/Compare/PWM Register 8 Low Byte Capture/Compare/PWM Register 8 High Byte Capture/Compare/PWM Register 9 Low Byte Capture/Compare/PWM Register 9 High Byte Capture/Compare/PWM Register 10 Low Byte Capture/Compare/PWM Register 10 High Byte -- -- -- -- -- -- -- C7TSEL1 -- CCP10MD -- -- -- -- -- -- -- C7TSEL0 -- CCP9MD DC4B1 DC5B1 DC6B1 DC7B1 DC8B1 DC9B1 DC10B1 -- -- CCP8MD DC4B0 DC5B0 DC6B0 DC7B0 DC8B0 DC9B0 DC10B0 C6TSEL0 C10TSEL0(2) CCP7MD CCP4M3 CCP5M3 CCP6M3 CCP7M3 CCP8M3 CCP9M3 CCP10M3 -- -- CCP6MD CCP4M2 CCP5M2 CCP6M2 CCP7M2 CCP8M2 CCP9M2 C5TSEL0 C9TSEL0(2) CCP5MD CCP4M1 CCP5M1 CCP6M1 CCP7M1 CCP8M1 CCP9M1 C4TSEL1 C8TSEL1 CCP4MD CCP4M0 CCP5M0 CCP6M0 CCP7M0 CCP8M0 CCP9M0 C4TSEL0 C8TSEL0 TMR12MD CCP10M2 CCP10M1 CCP10M0 Legend: -- = unimplemented, read as `0'. Shaded cells are not used by Capture/Compare or Timer1/3/5/7. Note 1: Unimplemented on devices with a program memory of 32 Kbytes (PIC18F65K22 and PIC18F85K22). 2: Unimplemented on 64-pin devices (PIC18F65K22, PIC18F66K22 and PIC18F67K22). DS39960B-page 252 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 19.4 PWM Mode In Pulse-Width Modulation (PWM) mode, the CCP4 pin produces up to a 10-bit resolution PWM output. Since the CCP4 pin is multiplexed with a PORTC or PORTE data latch, the appropriate TRIS bit must be cleared to make the CCP4 pin an output. Note: Clearing the CCP4CON register will force the RC1 or RE7 output latch (depending on device configuration) to the default low level. This is not the PORTC or PORTE I/O data latch. A PWM output (Figure 19-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period). FIGURE 19-4: Period PWM OUTPUT Duty Cycle TMR2 = PR2 TMR2 = Duty Cycle TMR2 = PR2 Figure 19-3 shows a simplified block diagram of the ECCP1 module in PWM mode. For a step-by-step procedure on how to set up the CCP module for PWM operation, see Section 19.4.3 "Setup for PWM Operation". 19.4.1 PWM PERIOD FIGURE 19-3: Duty Cycle Registers CCPR4L SIMPLIFIED PWM BLOCK DIAGRAM CCP4CON<5:4> The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula: EQUATION 19-1: PWM Period = [(PR2) + 1] * 4 * TOSC * (TMR2 Prescale Value) CCPR4H (Slave) R Q RC2/ECCP1 TMR2 (Note 1) S TRISC<2> Clear Timer, ECCP1 Pin and Latch D.C. PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle: * TMR2 is cleared * The CCP4 pin is set (An exception: If PWM duty cycle = 0%, the CCP4 pin will not be set) * The PWM duty cycle is latched from CCPR4L into CCPR4H Note: The Timer2 postscalers (see Section 15.0 "Timer2 Module") are not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output. Comparator Comparator PR2 Note 1: 2: The 8-bit TMR2 value is concatenated with the 2-bit internal Q clock, or 2 bits of the prescaler, to create the 10-bit time base. CCP4 and its appropriate timers are used as an example. For details on all of the CCP modules and their timer assignments, see Table 19-2 and Table 19-3. 2010 Microchip Technology Inc. Preliminary DS39960B-page 253 PIC18F87K22 FAMILY 19.4.2 PWM DUTY CYCLE The PWM duty cycle is specified, to use CCP4 as an example, by writing to the CCPR4L register and to the CCP4CON<5:4> bits. Up to 10-bit resolution is available. The CCPR4L contains the eight MSbs and the CCP4CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR4L:CCP4CON<5:4>. The following equation is used to calculate the PWM duty cycle in time: The CCPR4H register and a two-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPR4H and two-bit latch match TMR2, concatenated with an internal two-bit Q clock or two bits of the TMR2 prescaler, the CCP4 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the equation: EQUATION 19-2: PWM Duty Cycle = (CCPR4L:CCP4CON<5:4>) * TOSC * (TMR2 Prescale Value) CCPR4L and CCP4CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR4H until after a match between PR2 and TMR2 occurs (that is, the period is complete). In PWM mode, CCPR4H is a read-only register. EQUATION 19-3: FOSC log --------------- FPWM PWM Resolution (max) = -----------------------------bits log 2 Note: If the PWM duty cycle value is longer than the PWM period, the CCP4 pin will not be cleared. TABLE 19-6: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz 2.44 kHz 16 FFh 10 9.77 kHz 4 FFh 10 39.06 kHz 1 FFh 10 156.25 kHz 1 3Fh 8 312.50 kHz 1 1Fh 7 416.67 kHz 1 17h 6.58 PWM Frequency Timer Prescaler (1, 4, 16) PR2 Value Maximum Resolution (bits) 19.4.3 SETUP FOR PWM OPERATION 3. 4. 5. To configure the CCP module for PWM operation, using CCP4 as an example: 1. 2. Set the PWM period by writing to the PR2 register. Set the PWM duty cycle by writing to the CCPR4L register and CCP4CON<5:4> bits. Make the CCP4 pin an output by clearing the appropriate TRIS bit. Set the TMR2 prescale value, then enable Timer2 by writing to T2CON. Configure the CCP4 module for PWM operation. TABLE 19-7: Name INTCON RCON PIR4 PIE4 IPR4 TRISB TRISC TRISE REGISTERS ASSOCIATED WITH PWM AND TIMERS Bit 7 IPEN Bit 6 SBOREN Bit 5 TMR0IE CM CCP8IF CCP8IE CCP8IP TRISB5 TRISC5 TRISE5 Bit 4 INT0IE RI CCP7IF CCP7IE CCP7IP TRISB4 TRISC4 TRISE4 Bit 3 RBIE TO CCP6IF CCP6IE CCP6IP TRISB3 TRISC3 TRISE3 Bit 2 TMR0IF PD CCP5IF CCP5IE CCP5IP TRISB2 TRISC2 TRISE2 Bit 1 INT0IF POR CCP4IF CCP4IE CCP4IP TRISB1 TRISC1 TRISE1 Bit 0 RBIF BOR CCP3IF CCP3IE CCP3IP TRISB0 TRISC0 TRISE0 GIE/GIEH PEIE/GIEL CCP10IF(1) CCP9IF(1) CCP10IE(1) CCP9IE(1) CCP10IP(1) CCP9IP(1) TRISB7 TRISC7 TRISE7 TRISB6 TRISC6 TRISE6 Legend: -- = unimplemented, read as `0'. Shaded cells are not used by PWM or Timer2/4/6/8. Note 1: Unimplemented on devices with a program memory of 32 Kbytes (PIC18F65K22 and PIC18F85K22). 2: Unimplemented on 64-pin devices (PIC18F65K22, PIC18F66K22 and PIC18F67K22). DS39960B-page 254 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 19-7: Name TRISH TMR2 TMR4 TMR6 TMR8 PR2 PR4 PR6 PR8 T2CON T4CON T6CON T8CON CCPR4L CCPR4H CCPR5L CCPR5H CCPR6L CCPR6H CCPR7L CCPR7H CCPR8L CCPR8H CCPR9L(1) CCPR9H(1) CCPR10L(1) CCPR10H(1) CCP4CON CCP5CON CCP6CON CCP7CON CCP8CON CCP9CON CCP10CON CCPTMRS1 CCPTMRS2 PMD3 REGISTERS ASSOCIATED WITH PWM AND TIMERS (CONTINUED) Bit 7 TRISH7 Timer2 Register Timer4 Register Timer6 Register Timer8 Register Timer2 Period Register Timer4 Period Register Timer6 Period Register Timer8 Period Register -- -- -- -- T2OUTPS3 T2OUTPS2 T2OUTPS1 T2OUTPS0 T4OUTPS3 T4OUTPS2 T6OUTPS3 T6OUTPS2 T8OUTPS3 T8OUTPS2 T4OUTPS1 T6OUTPS1 T8OUTPS1 T4OUTPS0 T6OUTPS0 T8OUTPS0 TMR2ON TMR4ON TMR6ON TMR8ON T2CKPS1 T4CKPS1 T6CKPS1 T8CKPS1 T2CKPS0 T4CKPS0 T6CKPS0 T8CKPS0 Bit 6 TRISH6 Bit 5 TRISH5 Bit 4 TRISH4 Bit 3 TRISH3 Bit 2 TRISH2 Bit 1 TRISH1 Bit 0 TRISH0 Capture/Compare/PWM Register 4 Low Byte Capture/Compare/PWM Register 4 High Byte Capture/Compare/PWM Register 5 Low Byte Capture/Compare/PWM Register 5 High Byte Capture/Compare/PWM Register 6 Low Byte Capture/Compare/PWM Register 6 High Byte Capture/Compare/PWM Register 7 Low Byte Capture/Compare/PWM Register 7 High Byte Capture/Compare/PWM Register 8 Low Byte Capture/Compare/PWM Register 8 High Byte Capture/Compare/PWM Register 9 Low Byte Capture/Compare/PWM Register 9 High Byte Capture/Compare/PWM Register 10 Low Byte Capture/Compare/PWM Register 10 High Byte -- -- -- -- -- -- -- C7TSEL1 -- CCP10MD -- -- -- -- -- -- -- C7TSEL0 -- CCP9MD DC4B1 DC5B1 DC6B1 DC7B1 DC8B1 DC9B1 DC10B1 -- -- CCP8MD DC4B0 DC5B0 DC6B0 DC7B0 DC8B0 DC9B0 DC10B0 C6TSEL0 C10TSEL0(2) CCP7MD CCP4M3 CCP5M3 CCP6M3 CCP7M3 CCP8M3 CCP9M3 CCP10M3 -- -- CCP6MD CCP4M2 CCP5M2 CCP6M2 CCP7M2 CCP8M2 CCP9M2 CCP10M2 C5TSEL0 CCP5MD CCP4M1 CCP5M1 CCP6M1 CCP7M1 CCP8M1 CCP9M1 C4TSEL1 CCP4MD CCP4M0 CCP5M0 CCP6M0 CCP7M0 CCP8M0 CCP9M0 C4TSEL0 C8TSEL0 TMR12MD CCP10M1 CCP10M0 C9TSEL0(2) C8TSEL1 Legend: -- = unimplemented, read as `0'. Shaded cells are not used by PWM or Timer2/4/6/8. Note 1: Unimplemented on devices with a program memory of 32 Kbytes (PIC18F65K22 and PIC18F85K22). 2: Unimplemented on 64-pin devices (PIC18F65K22, PIC18F66K22 and PIC18F67K22). 2010 Microchip Technology Inc. Preliminary DS39960B-page 255 PIC18F87K22 FAMILY NOTES: DS39960B-page 256 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 20.0 ENHANCED CAPTURE/COMPARE/PWM (ECCP) MODULE ECCP1, ECCP2 and ECCP3 are implemented as standard CCP modules with enhanced PWM capabilities. These include: * * * * * Provision for two or four output channels Output Steering modes Programmable polarity Programmable dead-band control Automatic shutdown and restart PIC18F87K22 family devices have three Enhanced Capture/Compare/PWM (ECCP) modules: ECCP1, ECCP2 and ECCP3. These modules contain a 16-bit register, which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register. These ECCP modules are upward compatible with CCP Note: Throughout this section, generic references are used for register and bit names that are the same, except for an `x' variable that indicates the item's association with the ECCP1, ECCP2 or ECCP3 module. For example, the control register is named CCPxCON and refers to CCP1CON, CCP2CON and CCP3CON. The enhanced features are discussed in detail in Section 20.4 "PWM (Enhanced Mode)". The ECCP1, ECCP2 and ECCP3 modules use the control registers CCP1CON, CCP2CON and CCP3CON. The control registers, CCP4CON through CCP10CON, are for the modules, CCP4 through CCP10. 2010 Microchip Technology Inc. Preliminary DS39960B-page 257 PIC18F87K22 FAMILY REGISTER 20-1: R/W-0 PxM1 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-6 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown CCPxCON: ENHANCED CAPTURE/COMPARE/PWM x CONTROL R/W-0 DCxB1 R/W-0 DCxB0 R/W-0 CCPxM3 R/W-0 CCPxM2 R/W-0 CCPxM1 R/W-0 CCPxM0 bit 0 PxM0 R/W-0 PxM<1:0>: Enhanced PWM Output Configuration bits If CCPxM<3:2> = 00, 01, 10: xx = PxA assigned as capture/compare input/output; PxB, PxC and PxD assigned as port pins If CCPxM<3:2> = 11: 00 = Single output: PxA, PxB, PxC and PxD are controlled by steering (see Section 20.4.7 "Pulse Steering Mode") 01 = Full-bridge output forward: PxD is modulated; PxA is active; PxB, PxC is inactive 10 = Half-bridge output: PxA, PxB are modulated with dead-band control; PxC and PxD are assigned as port pins 11 = Full-bridge output reverse: PxB is modulated; PxC is active; PxA and PxD are inactive DCxB<1:0>: PWM Duty Cycle bit 1 and bit 0 Capture mode: Unused. Compare mode: Unused. PWM mode: These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in CCPRxL. CCPxM<3:0>: ECCPx Mode Select bits 0000 = Capture/Compare/PWM off (resets ECCPx module) 0001 = Reserved 0010 = Compare mode: toggle output on match 0011 = Capture mode 0100 = Capture mode: every falling edge 0101 = Capture mode: every rising edge 0110 = Capture mode: every fourth rising edge 0111 = Capture mode: every 16th rising edge 1000 = Compare mode: initialize ECCPx pin low, set output on compare match (set CCPxIF) 1001 = Compare mode: initialize ECCPx pin high, clear output on compare match (set CCPxIF) 1010 = Compare mode: generate software interrupt only, ECCPx pin reverts to I/O state 1011 = Compare mode: trigger special event (ECCPx resets TMR1 or TMR3, starts A/D conversion, sets CCPxIF bit) 1100 = PWM mode: PxA and PxC are active-high; PxB and PxD are active-high 1101 = PWM mode: PxA and PxC are active-high; PxB and PxD are active-low 1110 = PWM mode: PxA and PxC are active-low; PxB and PxD are active-high 1111 = PWM mode: PxA and PxC are active-low; PxB and PxD are active-low bit 5-4 bit 3-0 DS39960B-page 258 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 20-2: R/W-0 C3TSEL1 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-6 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown CCPTMRS0: CCP TIMER SELECT 0 REGISTER R/W-0 R/W-0 C2TSEL2 R/W-0 C2TSEL1 R/W-0 C2TSEL0 R/W-0 C1TSEL2 R/W-0 C1TSEL1 R/W-0 C1TSEL0 bit 0 C3TSEL0 C3TSEL<1:0>: ECCP3 Timer Selection bit 00 = ECCP3 is based off of TMR1/TMR2 01 = ECCP3 is based off of TMR3/TMR4 10 = ECCP3 is based off of TMR3/TMR6 11 = ECCP3 is based off of TMR3/TMR8 C2TSEL<2:0>: ECCP2 Timer Selection bit 000 = ECCP2 is based off of TMR1/TMR2 001 = ECCP2 is based off of TMR3/TMR4 010 = ECCP2 is based off of TMR3/TMR6 011 = ECCP2 is based off of TMR3/TMR8 100 = ECCP2 is based off of TMR3/TMR10: option reserved on the 32-Kbyte device variant; do not use 101 = Reserved; do not use 110 = Reserved; do not use 111 = Reserved; do not use C1TSEL<2:0>: ECCP1 Timer Selection bit 000 = ECCP1 is based off of TMR1/TMR2 001 = ECCP1 is based off of TMR3/TMR4 010 = ECCP1 is based off of TMR3/TMR6 011 = ECCP1 is based off of TMR3/TMR8 100 = ECCP1 is based off of TMR3/TMR10: option reserved on the 32-Kbyte device variant; do not use 101 = ECCP1 is based off of TMR3/TMR12: option reserved on the 32-Kbyte device variant; do not use 110 = Reserved; do not use 111 = Reserved; do not use bit 5-3 bit 2-0 In addition to the expanded range of modes available through the CCPxCON and ECCPxAS registers, the ECCP modules have two additional registers associated with Enhanced PWM operation and auto-shutdown features. They are: * ECCPxDEL - Enhanced PWM Control * PSTRxCON - Pulse Steering Control 2010 Microchip Technology Inc. Preliminary DS39960B-page 259 PIC18F87K22 FAMILY 20.1 ECCP Outputs and Configuration 20.1.2 ECCP PIN ASSIGNMENT The Enhanced CCP module may have up to four PWM outputs, depending on the selected operating mode. The CCPxCON register is modified to allow control over four PWM outputs: ECCPx/PxA, PxB, PxC and PxD. Applications can use one, two or four of these outputs. The outputs that are active depend on the ECCP operating mode selected. The pin assignments are summarized in Table 20-3. To configure the I/O pins as PWM outputs, the proper PWM mode must be selected by setting the PxM<1:0> and CCPxM<3:0> bits. The appropriate TRIS direction bits for the port pins must also be set as outputs. The pin assignment for ECCPx (Capture input, Compare and PWM output) can change, based on device configuration. The ECCPMX (CONFIG3H<1>) Configuration bit determines to which pin ECCP1 and ECCP3 are multiplexed. * Default/ECCPMX = 1: - ECCP1 (P1B/P1C) multiplexed onto RE6 and RE5 - ECCP3 (P3B/P3C) multiplexed onto RE4 and RE3 * ECCPMX = 0: - ECCP1 (P1B/P1C) multiplexed onto RH7 and RH6 - ECCP3 (P3B/P3C) multiplexed onto RH5 and RH4. The pin assignment for ECCP2 (Capture input, Compare and PWM output) can change, based on the device configuration. The CCP2MX Configuration bit (CONFIG3H<0>) determines to which pin ECCP2 is multiplexed. * If CCP2MX = 1 (default) - ECCP2 is multiplexed to RC1 * If CCP2MX = 0 - ECCP2 is multiplexed to RE7 20.1.1 ECCP MODULE AND TIMER RESOURCES The ECCP modules use Timers, 1, 2, 3, 4, 6, 8, 10 or 12, depending on the mode selected. These timers are available to CCP modules in Capture, Compare or PWM modes, as shown in Table 20-1. TABLE 20-1: ECCP Mode Capture Compare PWM ECCP MODE - TIMER RESOURCE Timer Resource Timer1 or Timer3 Timer1 or Timer3 Timer2, Timer4, Timer6, Timer8, Timer10 or Timer12 The assignment of a particular timer to a module is determined by the Timer to ECCP enable bits in the CCPTMRSx register (Register 20-2). The interactions between the two modules are depicted in Figure 20-1. Capture operations are designed to be used when the timer is configured for Synchronous Counter mode. Capture operations may not work as expected if the associated timer is configured for Asynchronous Counter mode. DS39960B-page 260 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 20.2 Capture Mode 20.2.2 In Capture mode, the CCPRxH:CCPRxL register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on the corresponding ECCPx pin. An event is defined as one of the following: * * * * Every falling edge Every rising edge Every fourth rising edge Every 16th rising edge TIMER1/2/3/4/6/8/10/12 MODE SELECTION The timers that are to be used with the capture feature (Timer1 2, 3, 4, 6, 8, 10 or 12) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer to be used with each ECCP module is selected in the CCPTMRS0 register (Register 20-2). 20.2.3 SOFTWARE INTERRUPT The event is selected by the mode select bits, CCPxM<3:0> (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit, CCPxIF, is set (see Table 20-2). The flag must be cleared by software. If another capture occurs before the value in the CCPRxH/L register is read, the old captured value is overwritten by the new captured value. When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit clear to avoid false interrupts. The interrupt flag bit, CCPxIF, should also be cleared following any such change in operating mode. 20.2.4 ECCP PRESCALER TABLE 20-2: ECCP Module 1 2 3 ECCP1/2/3 INTERRUPT FLAG BITS Flag Bit PIR3<1> PIR3<2> PIR4<0> There are four prescaler settings in Capture mode; they are specified as part of the operating mode selected by the mode select bits (CCPxM<3:0>). Whenever the ECCP module is turned off, or Capture mode is disabled, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter. Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 20-1 provides the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt. 20.2.1 ECCP PIN CONFIGURATION In Capture mode, the appropriate ECCPx pin should be configured as an input by setting the corresponding TRIS direction bit. Note: If the ECCPx pin is configured as an output, a write to the port can cause a capture condition. EXAMPLE 20-1: CLRF MOVLW CHANGING BETWEEN CAPTURE PRESCALERS MOVWF CCP1CON ; Turn ECCP module off NEW_CAPT_PS ; Load WREG with the ; new prescaler mode ; value and ECCP ON CCP1CON ; Load CCP1CON with ; this value FIGURE 20-1: CAPTURE MODE OPERATION BLOCK DIAGRAM Set CCP1IF ECCP1 Pin Prescaler 1, 4, 16 and Edge Detect TMR3H C1TSEL0 C1TSEL1 C1TSEL2 TMR3 Enable CCPR1H C1TSEL0 C1TSEL1 C1TSEL2 TMR1 Enable TMR1H TMR3L CCPR1L CCP1CON<3:0> Q1:Q4 4 4 TMR1L 2010 Microchip Technology Inc. Preliminary DS39960B-page 261 PIC18F87K22 FAMILY 20.3 Compare Mode 20.3.2 In Compare mode, the 16-bit CCPRx register value is constantly compared against the Timer register pair value selected in the CCPTMR1 register. When a match occurs, the ECCPx pin can be: * * * * Driven high Driven low Toggled (high-to-low or low-to-high) Unchanged (that is, reflecting the state of the I/O latch) TIMER1/2/3/4/6/8/10/12 MODE SELECTION Timer1 2, 3, 4, 6, 8, 10 or 12 must be running in Timer mode or Synchronized Counter mode if the ECCP module is using the compare feature. In Asynchronous Counter mode, the compare operation will not work reliably. 20.3.3 SOFTWARE INTERRUPT MODE The action on the pin is based on the value of the mode select bits (CCPxM<3:0>). At the same time, the interrupt flag bit, CCPxIF, is set. When the Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the ECCPx pin is not affected; only the CCPxIF interrupt flag is affected. 20.3.4 SPECIAL EVENT TRIGGER 20.3.1 ECCP PIN CONFIGURATION Users must configure the ECCPx pin as an output by clearing the appropriate TRIS bit. Note: Clearing the CCPxCON register will force the ECCPx compare output latch (depending on device configuration) to the default low level. This is not the PORTx I/O data latch. The ECCP module is equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCPxM<3:0> = 1011). The Special Event Trigger resets the Timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a programmable period register for either timer. The Special Event Trigger can also start an A/D conversion. In order to do this, the A/D Converter must already be enabled. FIGURE 20-2: COMPARE MODE OPERATION BLOCK DIAGRAM 0 TMR1H TMR1L 1 TMR3H TMR3L Special Event Trigger (Timer1/Timer3 Reset, A/D Trigger) C1TSEL0 C1TSEL1 C1TSEL2 Set CCP1IF Comparator Compare Match Output Logic 4 CCP1CON<3:0> S R Q ECCP1 Pin CCPR1H CCPR1L TRIS Output Enable DS39960B-page 262 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 20.4 PWM (Enhanced Mode) The Enhanced PWM mode can generate a PWM signal on up to four different output pins with up to 10 bits of resolution. It can do this through four different PWM Output modes: * * * * Single PWM Half-Bridge PWM Full-Bridge PWM, Forward mode Full-Bridge PWM, Reverse mode The PWM outputs are multiplexed with I/O pins and are designated: PxA, PxB, PxC and PxD. The polarity of the PWM pins is configurable and is selected by setting the CCPxM bits in the CCPxCON register appropriately. Table 20-1 provides the pin assignments for each Enhanced PWM mode. Figure 20-3 provides an example of a simplified block diagram of the Enhanced PWM module. Note: To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal. To select an Enhanced PWM mode, the PxM bits of the CCPxCON register must be set appropriately. FIGURE 20-3: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE DC1B<1:0> PxM<1:0> 2 CCPxM<3:0> 4 Duty Cycle Registers CCPR1L ECCPx/PxA TRIS CCPR1H (Slave) PxB R (1) Q Output Controller PxC TMR2 S PxD Clear Timer2, Toggle PWM Pin and Latch Duty Cycle TRIS ECCP1DEL TRIS TRIS ECCP1/Output Pin Output Pin Comparator Output Pin Comparator Output Pin PR2 Note 1: The 8-bit TMR2 register is concatenated with the 2-bit internal Q clock, or 2 bits of the prescaler to create the 10-bit time base. Note 1: The TRIS register value for each PWM output must be configured appropriately. 2: Any pin not used by an Enhanced PWM mode is available for alternate pin functions. 2010 Microchip Technology Inc. Preliminary DS39960B-page 263 PIC18F87K22 FAMILY TABLE 20-3: ECCP Mode Single Half-Bridge Full-Bridge, Forward Full-Bridge, Reverse Note 1: EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES PxM<1:0> 00 10 01 11 PxA Yes(1) Yes Yes Yes PxB Yes(1) Yes Yes Yes PxC Yes(1) No Yes Yes PxD Yes(1) No Yes Yes Outputs are enabled by pulse steering in Single mode (see Register 20-5). FIGURE 20-4: PxM<1:0> EXAMPLE PWM (ENHANCED MODE) OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE) Signal 0 Pulse Width Period PR2 + 1 00 (Single Output) PxA Modulated Delay(1) PxA Modulated Delay(1) 10 (Half-Bridge) PxB Modulated PxA Active 01 (Full-Bridge, Forward) PxB Inactive PxC Inactive PxD Modulated PxA Inactive 11 (Full-Bridge, Reverse) PxB Modulated PxC Active PxD Inactive Relationships: * Period = 4 * TOSC * (PR2 + 1) * (TMR2 Prescale Value) * Pulse Width = TOSC * (CCPRxL<7:0>:CCPxCON<5:4>) * (TMR2 Prescale Value) * Delay = 4 * TOSC * (ECCPxDEL<6:0>) Note 1: Dead-band delay is programmed using the ECCPxDEL register (Section 20.4.6 "Programmable Dead-Band Delay Mode"). DS39960B-page 264 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 20-5: PxM<1:0> EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE) Signal 0 Pulse Width Period PR2 + 1 00 (Single Output) PxA Modulated PxA Modulated 10 (Half-Bridge) Delay(1) PxB Modulated PxA Active Delay(1) 01 (Full-Bridge, Forward) PxB Inactive PxC Inactive PxD Modulated PxA Inactive 11 (Full-Bridge, Reverse) PxB Modulated PxC Active PxD Inactive Relationships: * Period = 4 * TOSC * (PR2 + 1) * (TMR2 Prescale Value) * Pulse Width = TOSC * (CCPRxL<7:0>:CCPxCON<5:4>) * (TMR2 Prescale Value) * Delay = 4 * TOSC * (ECCPxDEL<6:0>) Note 1: Dead-band delay is programmed using the ECCP1DEL register (Section 20.4.6 "Programmable Dead-Band Delay Mode"). 2010 Microchip Technology Inc. Preliminary DS39960B-page 265 PIC18F87K22 FAMILY 20.4.1 HALF-BRIDGE MODE In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the PxA pin, while the complementary PWM output signal is output on the PxB pin (see Figure 20-6). This mode can be used for half-bridge applications, as shown in Figure 20-7, or for full-bridge applications, where four power switches are being modulated with two PWM signals. In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in half-bridge power devices. The value of the PxDC<6:0> bits of the ECCPxDEL register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. For more details on the dead-band delay operations, see Section 20.4.6 "Programmable Dead-Band Delay Mode". Since the PxA and PxB outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure PxA and PxB as outputs. FIGURE 20-6: EXAMPLE OF HALF-BRIDGE PWM OUTPUT Period Period Pulse Width PxA(2) td PxB(2) (1) td (1) (1) td = Dead-Band Delay Note 1: 2: At this time, the TMR2 register is equal to the PR2 register. Output signals are shown as active-high. FIGURE 20-7: EXAMPLE OF HALF-BRIDGE APPLICATIONS Standard Half-Bridge Circuit ("Push-Pull") FET Driver PxA + Load FET Driver PxB + - Half-Bridge Output Driving a Full-Bridge Circuit V+ FET Driver PxA Load FET Driver FET Driver PxB FET Driver DS39960B-page 266 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 20.4.2 FULL-BRIDGE MODE In Full-Bridge mode, all four pins are used as outputs. An example of a full-bridge application is provided in Figure 20-8. In the Forward mode, the PxA pin is driven to its active state and the PxD pin is modulated, while the PxB and PxC pins are driven to their inactive state, as provided in Figure 20-9. In the Reverse mode, the PxC pin is driven to its active state and the PxB pin is modulated, while the PxA and PxD pins are driven to their inactive state, as provided Figure 20-9. The PxA, PxB, PxC and PxD outputs are multiplexed with the port data latches. The associated TRIS bits must be cleared to configure the PxA, PxB, PxC and PxD pins as outputs. FIGURE 20-8: EXAMPLE OF FULL-BRIDGE APPLICATION V+ FET Driver PxA QA QC FET Driver PxB FET Driver Load FET Driver PxC QB QD VPxD 2010 Microchip Technology Inc. Preliminary DS39960B-page 267 PIC18F87K22 FAMILY FIGURE 20-9: Forward Mode Period PxA (2) EXAMPLE OF FULL-BRIDGE PWM OUTPUT Pulse Width PxB(2) PxC(2) PxD(2) (1) (1) Reverse Mode Period Pulse Width PxA(2) PxB(2) PxC(2) PxD(2) (1) (1) Note 1: 2: At this time, the TMR2 register is equal to the PR2 register. The output signal is shown as active-high. DS39960B-page 268 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 20.4.2.1 Direction Change in Full-Bridge Mode In Full-Bridge mode, the PxM1 bit in the CCPxCON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will change to the new direction on the next PWM cycle. A direction change is initiated in software by changing the PxM1 bit of the CCPxCON register. The following sequence occurs prior to the end of the current PWM period: * The modulated outputs (PxB and PxD) are placed in their inactive state. * The associated unmodulated outputs (PxA and PxC) are switched to drive in the opposite direction. * PWM modulation resumes at the beginning of the next period. For an illustration of this sequence, see Figure 20-10. The Full-Bridge mode does not provide a dead-band delay. As one output is modulated at a time, a dead-band delay is generally not required. There is a situation where a dead-band delay is required. This situation occurs when both of the following conditions are true: * The direction of the PWM output changes when the duty cycle of the output is at or near 100%. * The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time. Figure 20-11 shows an example of the PWM direction changing from forward to reverse, at a near 100% duty cycle. In this example, at time, t1, the PxA and PxD outputs become inactive, while the PxC output becomes active. Since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current will flow through power devices, QC and QD (see Figure 20-8), for the duration of `t'. The same phenomenon will occur to power devices, QA and QB, for PWM direction change from reverse to forward. If changing PWM direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are: * Reduce PWM duty cycle for one PWM period before changing directions. * Use switch drivers that can drive the switches off faster than they can drive them on. Other options to prevent shoot-through current may exist. FIGURE 20-10: Signal EXAMPLE OF PWM DIRECTION CHANGE Period(1) Period PxA (Active-High) PxB (Active-High) PxC (Active-High) PxD (Active-High) Pulse Width Note 1: 2: The direction bit, PxM1 of the CCPxCON register, is written any time during the PWM cycle. When changing directions, the PxA and PxC signals switch before the end of the current PWM cycle. The modulated PxB and PxD signals are inactive at this time. The length of this time is: (1/FOSC) * TMR2 Prescale Value. (2) Pulse Width 2010 Microchip Technology Inc. Preliminary DS39960B-page 269 PIC18F87K22 FAMILY FIGURE 20-11: EXAMPLE OF PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE Forward Period t1 Reverse Period PxA PxB PxC PxD PW PW TON External Switch C TOFF External Switch D Potential Shoot-Through Current T = TOFF - TON Note 1: 2: 3: All signals are shown as active-high. TON is the turn-on delay of power switch QC and its driver. TOFF is the turn-off delay of power switch QD and its driver. 20.4.3 START-UP CONSIDERATIONS When any PWM mode is used, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins. Note: When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the OFF state until the microcontroller drives the I/O pins with the proper signal levels or activates the PWM output(s). pin output drivers. The completion of a full PWM cycle is indicated by the TMR2IF or TMR4IF bit of the PIR1 or PIR5 register being set as the second PWM period begins. 20.4.4 ENHANCED PWM AUTO-SHUTDOWN MODE The PWM mode supports an Auto-Shutdown mode that will disable the PWM outputs when an external shutdown event occurs. Auto-Shutdown mode places the PWM output pins into a predetermined state. This mode is used to help prevent the PWM from damaging the application. The auto-shutdown sources are selected using the ECCPxAS<2:0> bits (ECCPxAS<6:4>). A shutdown event may be generated by: * A logic `0' on the pin that is assigned the FLT0 input function * Comparator C1 * Comparator C2 * Setting the ECCPxASE bit in firmware A shutdown condition is indicated by the ECCPxASE (Auto-Shutdown Event Status) bit (ECCPxAS<7>). If the bit is a `0', the PWM pins are operating normally. If the bit is a `1', the PWM outputs are in the shutdown state. The CCPxM<1:0> bits of the CCPxCON register allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (PxA/PxC and PxB/PxD). The PWM output polarities must be selected before the PWM pin output drivers are enabled. Changing the polarity configuration while the PWM pin output drivers are enabled is not recommended since it may result in damage to the application circuits. The PxA, PxB, PxC and PxD output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pin output drivers at the same time as the Enhanced PWM modes may cause damage to the application circuit. The Enhanced PWM modes must be enabled in the proper Output mode and complete a full PWM cycle before enabling the PWM DS39960B-page 270 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY When a shutdown event occurs, two things happen: * The ECCPxASE bit is set to `1'. The ECCPxASE will remain set until cleared in firmware or an auto-restart occurs. (See Section 20.4.5 "Auto-Restart Mode".) * The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs (PxA/PxC) and (PxB/PxD). The state of each pin pair is determined by the PSSxAC and PSSxBD bits (ECCPxAS<3:2> and <1:0>, respectively). Each pin pair may be placed into one of three states: * Drive logic `1' * Drive logic `0' * Tri-state (high-impedance) REGISTER 20-3: R/W-0 ECCPxASE bit 7 Legend: R = Readable bit -n = Value at POR bit 7 ECCPxAS: ECCPx AUTO-SHUTDOWN CONTROL REGISTER R/W-0 R/W-0 ECCPxAS1 R/W-0 ECCPxAS0 R/W-0 PSSxAC1 R/W-0 PSSxAC0 R/W-0 PSSxBD1 R/W-0 PSSxBD0 bit 0 ECCPxAS2 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown ECCPxASE: ECCP Auto-Shutdown Event Status bit 1 = A shutdown event has occurred; ECCP outputs are in a shutdown state 0 = ECCP outputs are operating ECCPxAS<2:0>: ECCP Auto-Shutdown Source Select bits 000 = Auto-shutdown is disabled 001 = Comparator C1OUT output is high 010 = Comparator C2OUT output is high 011 = Either Comparator C1OUT or C2OUT is high 100 = VIL on FLT0 pin 101 = VIL on FLT0 pin or Comparator C1OUT output is high 110 = VIL on FLT0 pin or Comparator C2OUT output is high 111 = VIL on FLT0 pin or Comparator C1OUT or Comparator C2OUT is high PSSxAC<1:0>: Pins PxA and PxC Shutdown State Control bits 00 = Drive pins, PxA and PxC, to `0' 01 = Drive pins, PxA and PxC, to `1' 1x = Pins, PxA and PxC, tri-state PSSxBD<1:0>: Pins PxB and PxD Shutdown State Control bits 00 = Drive pins, PxB and PxD, to `0' 01 = Drive pins, PxB and PxD, to `1' 1x = Pins, PxB and PxD, tri-state bit 6-4 bit 3-2 bit 1-0 Note 1: The auto-shutdown condition is a level-based signal, not an edge-based signal. As long as the level is present, the auto-shutdown will persist. 2: Writing to the ECCPxASE bit is disabled while an auto-shutdown condition persists. 3: Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart), the PWM signal will always restart at the beginning of the next PWM period. 2010 Microchip Technology Inc. Preliminary DS39960B-page 271 PIC18F87K22 FAMILY FIGURE 20-12: PWM AUTO-SHUTDOWN WITH FIRMWARE RESTART (PxRSEN = 0) PWM Period Shutdown Event ECCPxASE bit PWM Activity Normal PWM Start of PWM Period Shutdown Event Occurs Shutdown Event Clears ECCPxASE Cleared by Firmware PWM Resumes 20.4.5 AUTO-RESTART MODE The Enhanced PWM can be configured to automatically restart the PWM signal once the auto-shutdown condition has been removed. Auto-restart is enabled by setting the PxRSEN bit (ECCPxDEL<7>). If auto-restart is enabled, the ECCPxASE bit will remain set as long as the auto-shutdown condition is active. When the auto-shutdown condition is removed, the ECCPxASE bit will be cleared via hardware and normal operation will resume. The module will wait until the next PWM period begins, however, before re-enabling the output pin. This behavior allows the auto-shutdown with auto-restart features to be used in applications based on current mode of PWM control. FIGURE 20-13: PWM AUTO-SHUTDOWN WITH AUTO-RESTART ENABLED (PxRSEN = 1) PWM Period Shutdown Event ECCPxASE bit PWM Activity Normal PWM Start of PWM Period Shutdown Event Occurs Shutdown Event Clears PWM Resumes DS39960B-page 272 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 20.4.6 PROGRAMMABLE DEAD-BAND DELAY MODE FIGURE 20-14: In half-bridge applications, where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period until one switch completely turns off. During this brief interval, a very high current (shoot-through current) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off. In Half-Bridge mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. For an illustration, see Figure 20-14. The lower seven bits of the associated ECCPxDEL register (Register 20-4) set the delay period in terms of microcontroller instruction cycles (TCY or 4 TOSC). EXAMPLE OF HALF-BRIDGE PWM OUTPUT Period Period Pulse Width PxA(2) td PxB(2) (1) td (1) (1) td = Dead-Band Delay Note 1: 2: At this time, the TMR2 register is equal to the PR2 register. Output signals are shown as active-high. FIGURE 20-15: EXAMPLE OF HALF-BRIDGE APPLICATIONS V+ Standard Half-Bridge Circuit ("Push-Pull") FET Driver PxA + V Load + V - FET Driver PxB V- 2010 Microchip Technology Inc. Preliminary DS39960B-page 273 PIC18F87K22 FAMILY REGISTER 20-4: R/W-0 PxRSEN bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown ECCPxDEL: ENHANCED PWM CONTROL REGISTER R/W-0 R/W-0 PxDC5 R/W-0 PxDC4 R/W-0 PxDC3 R/W-0 PxDC2 R/W-0 PxDC1 R/W-0 PxDC0 bit 0 PxDC6 PxRSEN: PWM Restart Enable bit 1 = Upon auto-shutdown, the ECCPxASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically 0 = Upon auto-shutdown, ECCPxASE must be cleared by software to restart the PWM PxDC<6:0>: PWM Delay Count bits PxDCn = Number of FOSC/4 (4 * TOSC) cycles between the scheduled time when a PWM signal should transition active and the actual time it does transition active. bit 6-0 20.4.7 PULSE STEERING MODE In Single Output mode, pulse steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can simultaneously be available on multiple pins. Once the Single Output mode is selected (CCPxM<3:2> = 11 and PxM<1:0> = 00 of the CCPxCON register), the user firmware can bring out the same PWM signal to one, two, three or four output pins by setting the appropriate STR While the PWM Steering mode is active, the CCPxM<1:0> bits (CCPxCON<1:0>) select the PWM output polarity for the Px DS39960B-page 274 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 20-5: R/W-0 CMPL1 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-6 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown PSTRxCON: PULSE STEERING CONTROL(1) R/W-0 U-0 -- R/W-0 STRSYNC R/W-0 STRD R/W-0 STRC R/W-0 STRB R/W-1 STRA bit 0 CMPL0 CMPL<1:0>: Complementary Mode Output Assignment Steering Sync bits 00 = See STR bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: 2010 Microchip Technology Inc. Preliminary DS39960B-page 275 PIC18F87K22 FAMILY FIGURE 20-16: STRA PxA Signal CCPxM1 PORT Data STRB CCPxM0 PORT Data STRC CCPxM1 PORT Data STRD CCPxM0 PORT Data Note 1: 2: 1 0 1 0 TRIS 1 0 Output Pin 1 0 SIMPLIFIED STEERING BLOCK DIAGRAM 20.4.7.1 Steering Synchronization TRIS Output Pin The STRSYNC bit of the PSTRxCON register gives the user two choices for when the steering event will happen. When the STRSYNC bit is `0', the steering event will happen at the end of the instruction that writes to the PSTRxCON register. In this case, the output signal at the Px TRIS Output Pin Figures 20-17 and 20-18 illustrate the timing diagrams of the PWM steering depending on the STRSYNC setting. Output Pin TRIS Port outputs are configured as displayed when the CCPxCON register bits, PxM<1:0> = 00 and CCP1M<3:2> = 11. Single PWM output requires setting at least one of the STRx bits. FIGURE 20-17: EXAMPLE OF STEERING EVENT AT END OF INSTRUCTION (STRSYNC = 0) PWM Period PWM STRn P1 PORT Data P1n = PWM PORT Data FIGURE 20-18: PWM EXAMPLE OF STEERING EVENT AT BEGINNING OF INSTRUCTION (STRSYNC = 1) STRn P1 PORT Data P1n = PWM PORT Data DS39960B-page 276 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 20.4.8 OPERATION IN POWER-MANAGED MODES 20.4.8.1 Operation with Fail-Safe Clock Monitor (FSCM) In Sleep mode, all clock sources are disabled. Timer2/4/6/8 will not increment and the state of the module will not change. If the ECCPx pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state. If Two-Speed Start-ups are enabled, the initial start-up frequency from HF-INTOSC and the postscaler may not be stable immediately. In PRI_IDLE mode, the primary clock will continue to clock the ECCPx module without change. If the Fail-Safe Clock Monitor (FSCM) is enabled, a clock failure will force the device into the power-managed RC_RUN mode and the OSCFIF bit of the PIR2 register will be set. The ECCPx will then be clocked from the internal oscillator clock source, which may have a different clock frequency than the primary clock. 20.4.9 EFFECTS OF A RESET Both Power-on Reset and subsequent Resets will force all ports to Input mode and the ECCP registers to their Reset states. This forces the ECCP module to reset to a state compatible with previous, non-enhanced CCP modules used on other PIC18 and PIC16 devices. TABLE 20-4: File Name INTCON RCON PIR3 PIR4 PIE3 PIE4 IPR3 IPR4 TRISB TRISC TRISE TRISH(2) TMR1H TMR1L TMR2 TMR3H TMR3L TMR4 TMR6 TMR8 TMR10(1) TMR12(1) PR2 PR4 PR6 PR8 PR10 (1) REGISTERS ASSOCIATED WITH ECCP1/2/3 MODULE AND TIMER1/2/3/4/6/8/10/12 Bit 7 GIE/GIEH IPEN TMR5GIF CCP10IF(1) TMR5GIE CCP10IE(1) TMR5GIP CCP10IP(1) TRISB7 TRISC7 TRISE7 TRISH7 Bit 6 PEIE/GIEL SBOREN -- CCP9IF(1) -- CCP9IE(1) -- CCP9IP(1) TRISB6 TRISC6 TRISE6 TRISH6 Bit 5 TMR0IE CM RC2IF CCP8IF RC2IE CCP8IE RC2IP CCP8IP TRISB5 TRISC5 TRISE5 TRISH5 Bit 4 INT0IE RI TX2IF CCP7IF TX2IE CCP7IE TX2IP CCP7IP TRISB4 TRISC4 TRISE4 TRISH4 Bit 3 RBIE TO CTMUIF CCP6IF CTMUIE CCP6IE CTMUIP CCP6IP TRISB3 TRISC3 TRISE3 TRISH3 Bit 2 TMR0IF PD CCP2IF CCP5IF CCP2IE CCP5IE CCP2IP CCP5IP TRISB2 TRISC2 TRISE2 TRISH2 Bit 1 INT0IF POR CCP1IF CCP4IF CCP1IE CCP4IE CCP1IP CCP4IP TRISB1 TRISC1 TRISE1 TRISH1 Bit 0 RBIF BOR RTCCIF CCP3IF RTCCIE CCP3IE RTCCIP CCP3IP TRISB0 TRISC0 TRISE0 TRISH0 Timer1 Register High Byte Timer1 Register Low Byte Timer2 Register Timer3 Register High Byte Timer3 Register Low Byte Timer4 Register Timer6 Register Timer8 Register TMR10 Register TMR10 Register Timer2 Period Register Timer4 Period Register Timer6 Period Register Timer8 Period Register Timer10 Period Register Timer12 Period Register Unimplemented on devices with a program memory of 32 Kbytes (PIC18F65K22 and PIC18F85K22). Unimplemented on 64-pin devices (PIC18F65K22, PIC18F66K22 and PIC18F67K22). PR12(1) Note 1: 2: 2010 Microchip Technology Inc. Preliminary DS39960B-page 277 PIC18F87K22 FAMILY TABLE 20-4: File Name T1CON T2CON T3CON T4CON T6CON T8CON T10CON (1) REGISTERS ASSOCIATED WITH ECCP1/2/3 MODULE AND TIMER1/2/3/4/6/8/10/12 (CONTINUED) Bit 7 TMR1CS1 -- TMR3CS1 -- -- -- -- -- Bit 6 TMR1CS0 T2OUTPS3 TMR3CS0 T4OUTPS3 T6OUTPS3 T8OUTPS3 Bit 5 T1CKPS1 T2OUTPS2 T3CKPS1 T4OUTPS2 T6OUTPS2 T8OUTPS2 Bit 4 T1CKPS0 T2OUTPS1 T3CKPS0 T4OUTPS1 T6OUTPS1 T8OUTPS1 Bit 3 SOSCEN T2OUTPS0 SOSCEN T4OUTPS0 T6OUTPS0 T8OUTPS0 Bit 2 T1SYNC TMR2ON T3SYNC TMR4ON TMR6ON TMR8ON Bit 1 RD16 T2CKPS1 RD16 T4CKPS1 T6CKPS1 T8CKPS1 T10CKPS1 T12CKPS1 Bit 0 TMR1ON T2CKPS0 TMR3ON T4CKPS0 T6CKPS0 T8CKPS0 T10CKPS0 T12CKPS0 T10OUTPS3 T10OUTPS2 T10OUTPS1 T10OUTPS0 TMR10ON T12OUTPS3 T12OUTPS2 T12OUTPS1 T12OUTPS0 TMR12ON T12CON(1) CCPR1H CCPR1L CCPR2H CCPR2L CCPR3H CCPR3L CCP1CON CCP2CON CCP3CON Capture/Compare/PWM Register 1 High Byte Capture/Compare/PWM Register 1 Low Byte Capture/Compare/PWM Register 2 High Byte Capture/Compare/PWM Register 2 Low Byte Capture/Compare/PWM Register 3 High Byte Capture/Compare/PWM Register 3 Low Byte P1M1 P2M1 P1M0 P2M0 DC1B1 DC2B1 DC1B0 DC2B0 CCP1M3 CCP2M3 CCP1M2 CCP2M2 CCP1M1 CCP2M1 CCP1M0 CCP2M0 CCP3MD CCP3MD CCP2MD CCP2MD CCP1MD CCP1MD UART2MD UART2MD UART1MD UART1MD SSP2MD SSP2MD SSP1MD SSP1MD ADCMD ADCMD PMD0 Note 1: 2: Unimplemented on devices with a program memory of 32 Kbytes (PIC18F65K22 and PIC18F85K22). Unimplemented on 64-pin devices (PIC18F65K22, PIC18F66K22 and PIC18F67K22). DS39960B-page 278 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 21.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE Master SSP (MSSP) Module Overview 21.3 Note: The SSPxBUF register cannot be used with read-modify-write instructions, such as BCF, COMF, etc. To avoid lost data in Master mode, a read of the SSPxBUF must be performed to clear the Buffer Full (BF) detect bit (SSPSTAT<0>) between each transmission. 21.1 The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The MSSP module can operate in one of two modes: * Serial Peripheral Interface (SPI) * Inter-Integrated Circuit (I2CTM) - Full Master mode - Slave mode (with general address call) The I2C interface supports the following modes in hardware: * Master mode * Multi-Master mode * Slave mode with 5-bit and 7-bit address masking (with address masking for both 10-bit and 7-bit addressing) All members of the PIC18F87K22 family have two MSSP modules, designated as MSSP1 and MSSP2. Each module operates independently of the other. Note: Throughout this section, generic references to an MSSP module in any of its operating modes may be interpreted as being equally applicable to MSSP1 or MSSP2. Register names and module I/O signals use the generic designator `x' to indicate the use of a numeral to distinguish a particular module when required. Control bit names are not individuated. SPI Mode The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used: * Serial Data Out (SDOx) - RC5/SDO1 or RD4/PSP4/SDO2 * Serial Data In (SDIx) - RC4/SDI1/SDA1 or RD5/PSP5/SDI2/SDA2 * Serial Clock (SCKx) - RC3/SCK1/SCL1 or RD6/PSP6/SCK2/SCL2 Additionally, a fourth pin may be used when in a Slave mode of operation: * Slave Select (SSx) - RF7/AN5/SS1 or RD7/SS2 Figure 21-1 shows the block diagram of the MSSP module when operating in SPI mode. FIGURE 21-1: MSSP BLOCK DIAGRAM (SPI MODE) Internal Data Bus Read SSPxBUF reg Write SDIx SSPxSR reg SDOx bit 0 Shift Clock 21.2 Control Registers SSx Each MSSP module has three associated control registers. These include a status register (SSPxSTAT) and two control registers (SSPxCON1 and SSPxCON2). The use of these registers and their individual configuration bits differ significantly depending on whether the MSSP module is operated in SPI or I2C mode. Additional details are provided under the individual sections. Note: In devices with more than one MSSP module, it is very important to pay close attention to SSPxCON register names. SSP1CON1 and SSP1CON2 control different operational aspects of the same module, while SSP1CON1 and SSP2CON1 control the same features for two different modules. SCKx SSx Control Enable Edge Select 2 Clock Select SSPM<3:0> SMP:CKE 4 (TMR22Output ) 2 Edge Select Prescaler TOSC 4, 16, 64 Data to TXx/RXx in SSPxSR TRIS bit Note: Only port I/O names are used in this diagram for the sake of brevity. Refer to the text for a full list of multiplexed functions. 2010 Microchip Technology Inc. Preliminary DS39960B-page 279 PIC18F87K22 FAMILY 21.3.1 REGISTERS Each MSSP module has four registers for SPI mode operation. These are: * MSSPx Control Register 1 (SSPxCON1) * MSSPx Status Register (SSPxSTAT) * Serial Receive/Transmit Buffer Register (SSPxBUF) * MSSPx Shift Register (SSPxSR) - Not directly accessible SSPxCON1 and SSPxSTAT are the control and status registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write. SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from. In receive operations, SSPxSR and SSPxBUF together create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set. During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR. REGISTER 21-1: R/W-0 SMP bit 7 Legend: R = Readable bit -n = Value at POR bit 7 SSPxSTAT: MSSPx STATUS REGISTER (SPI MODE) R-0 D/A R-0 P R-0 S R-0 R/W R-0 UA R-0 BF bit 0 R/W-0 CKE(1) W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown SMP: Sample bit SPI Master mode: 1 = Input data sampled at the end of data output time 0 = Input data sampled at the middle of data output time SPI Slave mode: SMP must be cleared when SPI is used in Slave mode. CKE: SPI Clock Select bit(1) 1 = Transmit occurs on the transition from active to Idle clock state 0 = Transmit occurs on the transition from Idle to active clock state D/A: Data/Address bit Used in I2CTM mode only. P: Stop bit Used in I2C mode only. This bit is cleared when the MSSPx module is disabled; SSPEN is cleared. S: Start bit Used in I2C mode only. R/W: Read/Write Information bit Used in I2C mode only. UA: Update Address bit Used in I2C mode only. BF: Buffer Full Status bit (Receive mode only) 1 = Receive is complete, SSPxBUF is full 0 = Receive is not complete, SSPxBUF is empty Polarity of clock state is set by the CKP bit (SSPxCON1<4>). bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: DS39960B-page 280 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 21-2: R/W-0 WCOL bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown SSPxCON1: MSSPx CONTROL REGISTER 1 (SPI MODE) R/W-0 SSPEN(2) R/W-0 CKP R/W-0 SSPM3(3) R/W-0 SSPM2(3) R/W-0 SSPM1(3) R/W-0 SSPM0(3) bit 0 R/W-0 SSPOV(1) WCOL: Write Collision Detect bit 1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software) 0 = No collision SSPOV: Receive Overflow Indicator bit(1) SPI Slave mode: 1 = A new byte is received while the SSPxBUF register is still holding the previous data. In case of overflow, the data in SSPxSR is lost. Overflow can only occur in Slave mode. The user must read the SSPxBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software). 0 = No overflow SSPEN: Master Synchronous Serial Port Enable bit(2) 1 = Enables serial port and configures SCKx, SDOx, SDIx and SSx as serial port pins 0 = Disables serial port and configures these pins as I/O port pins CKP: Clock Polarity Select bit 1 = Idle state for the clock is a high level 0 = Idle state for the clock is a low level SSPM<3:0>: Master Synchronous Serial Port Mode Select bits(3) 1010 = SPI Master mode: clock = FOSC/8 0101 = SPI Slave mode: clock = SCKx pin, SSx pin control disabled, SSx can be used as I/O pin 0100 = SPI Slave mode: clock = SCKx pin, SSx pin control enabled 0011 = SPI Master mode: clock = TMR2 output/2 0010 = SPI Master mode: clock = FOSC/64 0001 = SPI Master mode: clock = FOSC/16 0000 = SPI Master mode: clock = FOSC/4 In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPxBUF register. When enabled, these pins must be properly configured as inputs or outputs. Bit combinations not specifically listed here are either reserved or implemented in I2C mode only. bit 6 bit 5 bit 4 bit 3-0 Note 1: 2: 3: 2010 Microchip Technology Inc. Preliminary DS39960B-page 281 PIC18F87K22 FAMILY 21.3.2 OPERATION When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<5:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified: * * * * Master mode (SCKx is the clock output) Slave mode (SCKx is the clock input) Clock Polarity (Idle state of SCKx) Data Input Sample Phase (middle or end of data output time) * Clock Edge (output data on rising/falling edge of SCKx) * Clock Rate (Master mode only) * Slave Select mode (Slave mode only) Each MSSP module consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full detect bit, BF (SSPxSTAT<0>) and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPxBUF register during transmission/reception of data will be ignored and the Write Collision Detect bit, WCOL (SSPxCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPxBUF register completed successfully. When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF (SSPxSTAT<0>), indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 21-1 shows the loading of the SSPxBUF (SSPxSR) for data transmission. The SSPxSR is not directly readable or writable and can only be accessed by addressing the SSPxBUF register. Additionally, the SSPxSTAT register indicates the various status conditions. 21.3.3 OPEN-DRAIN OUTPUT OPTION The drivers for the SDOx output and SCKx clock pins can be optionally configured as open-drain outputs. This feature allows the voltage level on the pin to be pulled to a higher level through an external pull-up resistor, and allows the output to communicate with external circuits without the need for additional level shifters. For more information, see Section 12.1.3 "Open-Drain Outputs". The open-drain output option is controlled by the SSP2OD and SSP1OD bits (ODCON3<1:0>). Setting an SSPxOD bit configures the SDOx and SCKx pins for the corresponding module for open-drain operation. Note: To avoid lost data in Master mode, a read of the SSPxBUF must be performed to clear the Buffer Full (BF) detect bit (SSPxSTAT<0>) between each transmission. EXAMPLE 21-1: LOOP BTFSS BRA MOVF MOVWF MOVF MOVWF LOADING THE SSP1BUF (SSP1SR) REGISTER SSP1STAT, BF LOOP SSP1BUF, W RXDATA TXDATA, W SSP1BUF ;Has data been received (transmit complete)? ;No ;WREG reg = contents of SSP1BUF ;Save in user RAM, if data is meaningful ;W reg = contents of TXDATA ;New data to xmit DS39960B-page 282 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 21.3.4 ENABLING SPI I/O To enable the serial port, MSSP Enable bit, SSPEN (SSPxCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPxCON registers and then set the SSPEN bit. This configures the SDIx, SDOx, SCKx and SSx pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows: * SDIx is automatically controlled by the SPI module * SDOx must have the TRISC<5> or TRISD<4> bit cleared * SCKx (Master mode) must have the TRISC<3> or TRISD<6>bit cleared * SCKx (Slave mode) must have the TRISC<3> or TRISD<6> bit set * SSx must have the TRISF<7> or TRISD<7> bit set Any serial port function that is not desired may be overridden by programming the corresponding Data Direction (TRIS) register to the opposite value. 21.3.5 TYPICAL CONNECTION Figure 21-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCKx signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission: * Master sends data-Slave sends dummy data * Master sends data-Slave sends data * Master sends dummy data-Slave sends data FIGURE 21-2: SPI MASTER/SLAVE CONNECTION SPI Master SSPM<3:0> = 00xxb SDOx SDIx SPI Slave SSPM<3:0> = 010xb Serial Input Buffer (SSPxBUF) Serial Input Buffer (SSPxBUF) Shift Register (SSPxSR) MSb LSb SDIx SDOx Shift Register (SSPxSR) MSb LSb SCKx PROCESSOR 1 Serial Clock SCKx PROCESSOR 2 2010 Microchip Technology Inc. Preliminary DS39960B-page 283 PIC18F87K22 FAMILY 21.3.6 MASTER MODE The master can initiate the data transfer at any time because it controls the SCKx. The master determines when the slave (Processor 1, Figure 21-2) is to broadcast data by the software protocol. In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode. The clock polarity is selected by appropriately programming the CKP bit (SSPxCON1<4>). This, then, would give waveforms for SPI communication, as shown in Figure 21-3, Figure 21-5 and Figure 21-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user-programmable to be one of the following: * * * * FOSC/4 (or TCY) FOSC/16 (or 4 * TCY) FOSC/64 (or 16 * TCY) Timer2 output/2 This allows a maximum data rate (at 40 MHz) of 10.00 Mbps. Figure 21-3 shows the waveforms for Master mode. When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown. FIGURE 21-3: Write to SSPxBUF SCKx (CKP = 0 CKE = 0) SCKx (CKP = 1 CKE = 0) SCKx (CKP = 0 CKE = 1) SCKx (CKP = 1 CKE = 1) SDOx (CKE = 0) SDOx (CKE = 1) SDIx (SMP = 0) Input Sample (SMP = 0) SDIx (SMP = 1) Input Sample (SMP = 1) SSPxIF SSPxSR to SSPxBUF SPI MODE WAVEFORM (MASTER MODE) 4 Clock Modes bit 7 bit 7 bit 6 bit 6 bit 5 bit 5 bit 4 bit 4 bit 3 bit 3 bit 2 bit 2 bit 1 bit 1 bit 0 bit 0 bit 7 bit 0 bit 7 bit 0 Next Q4 Cycle after Q2 DS39960B-page 284 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 21.3.7 SLAVE MODE In Slave mode, the data is transmitted and received as the external clock pulses appear on SCKx. When the last bit is latched, the SSPxIF interrupt flag bit is set. While in Slave mode, the external clock is supplied by the external clock source on the SCKx pin. This external clock must meet the minimum high and low times as specified in the electrical specifications. While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device can be configured to wake-up from Sleep. transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application. Note 1: When the SPI is in Slave mode with SSx pin control enabled (SSPxCON1<3:0> = 0100), the SPI module will reset if the SSx pin is set to VDD. 2: If the SPI is used in Slave mode with CKE set, then the SSx pin control must be enabled. When the SPI module resets, the bit counter is forced to `0'. This can be done by either forcing the SSx pin to a high level or clearing the SSPEN bit. To emulate two-wire communication, the SDOx pin can be connected to the SDIx pin. When the SPI needs to operate as a receiver, the SDOx pin can be configured as an input. This disables transmissions from the SDOx. The SDIx can always be left as an input (SDIx function) since it cannot create a bus conflict. 21.3.8 SLAVE SELECT SYNCHRONIZATION The SSx pin allows a Synchronous Slave mode. The SPI must be in Slave mode with the SSx pin control enabled (SSPxCON1<3:0> = 04h). When the SSx pin is low, transmission and reception are enabled and the SDOx pin is driven. When the SSx pin goes high, the SDOx pin is no longer driven, even if in the middle of a FIGURE 21-4: SSx SLAVE SYNCHRONIZATION WAVEFORM SCKx (CKP = 0 CKE = 0) SCKx (CKP = 1 CKE = 0) Write to SSPxBUF SDOx bit 7 bit 6 bit 7 bit 0 SDIx (SMP = 0) Input Sample (SMP = 0) SSPxIF Interrupt Flag SSPxSR to SSPxBUF bit 0 bit 7 bit 7 Next Q4 Cycle after Q2 2010 Microchip Technology Inc. Preliminary DS39960B-page 285 PIC18F87K22 FAMILY FIGURE 21-5: SSx Optional SCKx (CKP = 0 CKE = 0) SCKx (CKP = 1 CKE = 0) Write to SSPxBUF SDOx SDIx (SMP = 0) Input Sample (SMP = 0) SSPxIF Interrupt Flag SSPxSR to SSPxBUF bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0) bit 7 bit 0 Next Q4 Cycle after Q2 FIGURE 21-6: SSx Not Optional SCKx (CKP = 0 CKE = 1) SCKx (CKP = 1 CKE = 1) Write to SSPxBUF SDOx SDIx (SMP = 0) Input Sample (SMP = 0) SSPxIF Interrupt Flag SSPxSR to SSPxBUF SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1) bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 bit 7 bit 0 Next Q4 Cycle after Q2 DS39960B-page 286 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 21.3.9 OPERATION IN POWER-MANAGED MODES 21.3.11 BUS MODE COMPATIBILITY In SPI Master mode, module clocks may be operating at a different speed than when in full-power mode; in the case of the Sleep mode, all clocks are halted. In Idle modes, a clock is provided to the peripherals. That clock can be from the primary clock source, the secondary clock (SOSC oscillator) or the INTOSC source. See Section 3.3 "Clock Sources and Oscillator Switching" for additional information. In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system. If MSSP interrupts are enabled, they can wake the controller from Sleep mode, or one of the Idle modes, when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled. If the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data. In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power-managed mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set, and if enabled, will wake the device. Table 21-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits. TABLE 21-1: SPI BUS MODES Control Bits State CKP 0 0 1 1 CKE 1 0 1 0 Standard SPI Mode Terminology 0, 0 0, 1 1, 0 1, 1 There is also an SMP bit which controls when the data is sampled. 21.3.12 SPI CLOCK SPEED AND MODULE INTERACTIONS Because MSSP1 and MSSP2 are independent modules, they can operate simultaneously at different data rates. Setting the SSPM<3:0> bits of the SSPxCON1 register determines the rate for the corresponding module. An exception is when both modules use Timer2 as a time base in Master mode. In this instance, any changes to the Timer2 module's operation will affect both MSSP modules equally. If different bit rates are required for each module, the user should select one of the other three time base options for one of the modules. 21.3.10 EFFECTS OF A RESET A Reset disables the MSSP module and terminates the current transfer. 2010 Microchip Technology Inc. Preliminary DS39960B-page 287 PIC18F87K22 FAMILY TABLE 21-2: Name INTCON PIR2 PIE2 IPR2 PIR3 PIE3 IPR3 TRISC TRISD TRISF SSP1BUF SSP1CON1 SSP1CON2 SSP1STAT SSP2CON1 SSP2CON2 SSP2STAT SSP2BUF ODCON1 PMD0 REGISTERS ASSOCIATED WITH SPI OPERATION Bit 7 OSCFIF OSCFIE OSCFIP TMR5GIF TMR5GIE TMR5GIP TRISC7 TRISD7 TRISF7 WCOL GCEN SMP WCOL GCEN SMP SSP1OD CCP3MD Bit 6 -- -- -- -- -- -- TRISC6 TRISD6 TRISF6 SSPOV ACKSTAT CKE SSPOV ACKSTAT CKE CCP2OD CCP2MD Bit 5 TMR0IE SSP2IF SSP2IE SSP2IP RC2IF RC2IE RC2IP TRISC5 TRISD5 TRISF5 SSPEN ACKDT D/A SSPEN ACKDT D/A CCP1OD CCP1MD Bit 4 INT0IE BCL2IF BCL2IE BCL2IP TX2IF TX2IE TX2IP TRISC4 TRISD4 TRISF4 CKP ACKEN P CKP ACKEN P -- Bit 3 RBIE BCL1IF BCL1IE BCL1IP CTMUIF CTMUIE CTMUIP TRISC3 TRISD3 TRISF3 SSPM3 RCEN S SSPM3 RCEN S -- Bit 2 TMR0IF HLVDIF HLVDIE HLVDIP CCP2IF CCP2IE CCP2IP TRISC2 TRISD2 TRISF2 SSPM2 PEN R/W SSPM2 PEN R/W -- SSP2MD Bit 1 INT0IF TMR3IF TMR3IE TMR3IP CCP1IF CCP1IE CCP1IP TRISC1 TRISD1 TRISF1 SSPM1 RSEN UA SSPM1 RSEN UA -- SSP1MD Bit 0 RBIF TMR3GIF TMR3GIE TMR3GIP RTCCIF RTCCIE RTCCIP TRISC0 TRISD0 -- SSPM0 SEN BF SSPM0 SEN BF SSP2OD ADCMD GIE/GIEH PEIE/GIEL MSSP1 Receive Buffer/Transmit Register MSSP2 Receive Buffer/Transmit Register UART2MD UART1MD Legend: Shaded cells are not used by the MSSP module in SPI mode. DS39960B-page 288 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 21.4 I2C Mode 21.4.1 REGISTERS The MSSP module in I 2C mode fully implements all master and slave functions (including general call support), and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing. Two pins are used for data transfer: * Serial Clock (SCLx) - RC3/SCK1/SCL1 or RD6/SCK2/SCL2 * Serial Data (SDAx) - RC4/SDI1/SDA1 or RD5/SDI2/SDA2 The user must configure these pins as inputs by setting the associated TRIS bits. The MSSP module has seven registers for I2C operation. These are: MSSPx Control Register 1 (SSPxCON1) MSSPx Control Register 2 (SSPxCON2) MSSPx Status Register (SSPxSTAT) Serial Receive/Transmit Buffer Register (SSPxBUF) * MSSPx Shift Register (SSPxSR) - Not directly accessible * MSSPx Address Register (SSPxADD) * I2C Slave Address Mask Register (SSPxMSK) SSPxCON1, SSPxCON2 and SSPxSTAT are the control and status registers in I2C mode operation. The SSPxCON1 and SSPxCON2 registers are readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write. SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from. SSPxADD contains the slave device address when the MSSP is configured in I2C Slave mode. When the MSSP is configured in Master mode, the lower seven bits of SSPxADD act as the Baud Rate Generator reload value. SSPxMSK holds the slave address mask value when the module is configured for 7-bit Address Masking mode. While it is a separate register, it shares the same SFR address as SSPxADD; it is only accessible when the SSPM<3:0> bits are specifically set to permit access. Additional details are provided in Section 21.4.3.4 "7-Bit Address Masking Mode". In receive operations, SSPxSR and SSPxBUF together, create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set. During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR. * * * * FIGURE 21-7: MSSP BLOCK DIAGRAM (I2CTM MODE) Internal Data Bus Read SCLx Shift Clock SSPxSR reg SDAx MSb SSPxBUF reg Write LSb Addr Match Match Detect Address Mask SSPxADD reg Start and Stop bit Detect Set, Reset S, P bits (SSPxSTAT reg) Note: Only port I/O names are used in this diagram for the sake of brevity. Refer to the text for a full list of multiplexed functions. 2010 Microchip Technology Inc. Preliminary DS39960B-page 289 PIC18F87K22 FAMILY REGISTER 21-3: R/W-0 SMP bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown SSPxSTAT: MSSPx STATUS REGISTER (I2CTM MODE) R-0 D/A R-0 P (1) R/W-0 CKE R-0 S (1) R-0 R/W (2,3) R-0 UA R-0 BF bit 0 SMP: Slew Rate Control bit In Master or Slave mode: 1 = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz) 0 = Slew rate control enabled for High-Speed mode (400 kHz) CKE: SMBus Select bit In Master or Slave mode: 1 = Enable SMBus-specific inputs 0 = Disable SMBus-specific inputs D/A: Data/Address bit In Master mode: Reserved. In Slave mode: 1 = Indicates that the last byte received or transmitted was data 0 = Indicates that the last byte received or transmitted was address P: Stop bit(1) 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last S: Start bit(1) 1 = Indicates that a Start bit has been detected last 0 = Start bit was not detected last R/W: Read/Write Information bit(2,3) In Slave mode: 1 = Read 0 = Write In Master mode: 1 = Transmit is in progress 0 = Transmit is not in progress UA: Update Address bit (10-Bit Slave mode only) 1 = Indicates that the user needs to update the address in the SSPxADD register 0 = Address does not need to be updated BF: Buffer Full Status bit In Transmit mode: 1 = SSPxBUF is full 0 = SSPxBUF is empty In Receive mode: 1 = SSPxBUF is full (does not include the ACK and Stop bits) 0 = SSPxBUF is empty (does not include the ACK and Stop bits) This bit is cleared on Reset and when SSPEN is cleared. This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit or not ACK bit. ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSPx is in Active mode. bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: 2: 3: DS39960B-page 290 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 21-4: R/W-0 WCOL bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown SSPxCON1: MSSPx CONTROL REGISTER 1 (I2CTM MODE) R/W-0 SSPEN (1) R/W-0 SSPOV R/W-0 CKP R/W-0 SSPM3(2) R/W-0 SSPM2(2) R/W-0 SSPM1(2) R/W-0 SSPM0(2) bit 0 WCOL: Write Collision Detect bit In Master Transmit mode: 1 = A write to the SSPxBUF register was attempted while the I2C conditions were not valid for a transmission to be started (must be cleared in software) 0 = No collision In Slave Transmit mode: 1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software) 0 = No collision In Receive mode (Master or Slave modes): This is a "don't care" bit. SSPOV: Receive Overflow Indicator bit In Receive mode: 1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared in software) 0 = No overflow In Transmit mode: This is a "don't care" bit in Transmit mode. SSPEN: Master Synchronous Serial Port Enable bit(1) 1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins 0 = Disables serial port and configures these pins as I/O port pins CKP: SCKx Release Control bit In Slave mode: 1 = Releases clock 0 = Holds clock low (clock stretch), used to ensure data setup time In Master mode: Unused in this mode. SSPM<3:0>: Master Synchronous Serial Port Mode Select bits(2) 1111 = I2C Slave mode: 10-bit address with Start and Stop bit interrupts enabled 1110 = I2C Slave mode: 7-bit address with Start and Stop bit interrupts enabled 1011 = I2C Firmware Controlled Master mode (slave Idle) 1001 = Load SSPMSK register at SSPxADD SFR address(3,4) 1000 = I2C Master mode: clock = FOSC/(4 * (SSPxADD + 1)) 0111 = I2C Slave mode: 10-bit address 0110 = I2C Slave mode: 7-bit address When enabled, the SDAx and SCLx pins must be configured as inputs. Bit combinations not specifically listed here are either reserved or implemented in SPI mode only. When SSPM<3:0> = 1001, any reads or writes to the SSPxADD SFR address actually accesses the SSPxMSK register. This mode is only available when 7-Bit Address Masking mode is selected (MSSPMSK Configuration bit is `1'). bit 6 bit 5 bit 4 bit 3-0 Note 1: 2: 3: 4: 2010 Microchip Technology Inc. Preliminary DS39960B-page 291 PIC18F87K22 FAMILY REGISTER 21-5: R/W-0 GCEN bit 7 Legend: R = Readable bit -n = Value at POR bit 7 bit 6 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown SSPxCON2: MSSPx CONTROL REGISTER 2 (I2CTM MASTER MODE) R/W-0 ACKDT(1) R/W-0 ACKEN(2) R/W-0 RCEN(2) R/W-0 PEN(2) R/W-0 RSEN(2) R/W-0 SEN(2) bit 0 R/W-0 ACKSTAT GCEN: General Call Enable bit Unused in Master mode. ACKSTAT: Acknowledge Status bit (Master Transmit mode only) 1 = Acknowledge was not received from slave 0 = Acknowledge was received from slave ACKDT: Acknowledge Data bit (Master Receive mode only)(1) 1 = Not Acknowledge 0 = Acknowledge ACKEN: Acknowledge Sequence Enable bit(2) 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit. Automatically cleared by hardware. 0 = Acknowledge sequence Idle RCEN: Receive Enable bit (Master Receive mode only)(2) 1 = Enables Receive mode for I2CTM 0 = Receive is Idle PEN: Stop Condition Enable bit(2) 1 = Initiates Stop condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Stop condition is Idle RSEN: Repeated Start Condition Enable bit(2) 1 = Initiates Repeated Start condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Repeated Start condition is Idle SEN: Start Condition Enable bit(2) 1 = Initiates Start condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Start condition is Idle Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive. If the I2C module is active, these bits may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled). bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: 2: DS39960B-page 292 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 21-6: R/W-0 GCEN bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown SSPxCON2: MSSPx CONTROL REGISTER 2 (I2CTM SLAVE MODE) R/W-0 ACKDT R/W-0 ACKEN(1) R/W-0 RCEN(1) R/W-0 PEN(1) R/W-0 RSEN(1) R/W-0 SEN(1) bit 0 R/W-1 ACKSTAT GCEN: General Call Enable bit 1 = Enables interrupt when a general call address (0000h) is received in the SSPxSR 0 = General call address is disabled ACKSTAT: Acknowledge Status bit Unused in Slave mode. ACKDT: Acknowledge Data bit (Master Receive mode only)(1) 1 = Not Acknowledge 0 = Acknowledge ACKEN: Acknowledge Sequence Enable bit(1) 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit. Automatically cleared by hardware. 0 = Acknowledge sequence is Idle RCEN: Receive Enable bit (Master Receive mode only)(1) 1 = Enables Receive mode for I2CTM 0 = Receive is Idle PEN: Stop Condition Enable bit(1) 1 = Initiates Stop condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Stop condition is Idle RSEN: Repeated Start Condition Enable bit(1) 1 = Initiates Repeated Start condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Repeated Start condition is Idle SEN: Stretch Enable bit(1) 1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled) 0 = Clock stretching is disabled If the I2C module is active, this bit may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled). bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: REGISTER 21-7: R/W-1 MSK7 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-0 SSPxMSK: I2CTM SLAVE ADDRESS MASK REGISTER (7-BIT MASKING MODE)(1) R/W-1 MSK5 R/W-1 MSK4 R/W-1 MSK3 R/W-1 MSK2 R/W-1 MSK1 R/W-1 MSK0(2) bit 0 R/W-1 MSK6 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown MSK<7:0>: Slave Address Mask Select bit 1 = Masking of corresponding bit of SSPxADD is enabled 0 = Masking of corresponding bit of SSPxADD is disabled This register shares the same SFR address as SSPxADD and is only addressable in select MSSPx operating modes. See Section 21.4.3.4 "7-Bit Address Masking Mode" for more details. MSK0 is not used as a mask bit in 7-bit addressing. Note 1: 2: 2010 Microchip Technology Inc. Preliminary DS39960B-page 293 PIC18F87K22 FAMILY 21.4.2 OPERATION 21.4.3.1 Addressing The MSSP module functions are enabled by setting the MSSP Enable bit, SSPEN (SSPxCON1<5>). The SSPxCON1 register allows control of the I2C operation. Four mode selection bits (SSPxCON1<3:0>) allow one of the following I2C modes to be selected: * * * * I2C Master mode, clock I 2C Slave mode (7-bit address) I 2C Slave mode (10-bit address) I 2C Slave mode (7-bit address) with Start and Stop bit interrupts enabled * I 2C Slave mode (10-bit address) with Start and Stop bit interrupts enabled * I 2C Firmware Controlled Master mode, slave is Idle Selection of any I 2C mode with the SSPEN bit set forces the SCLx and SDAx pins to be open-drain, provided these pins are programmed as inputs by setting the appropriate TRISC or TRISD bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCLx and SDAx pins. Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPxSR register. All incoming bits are sampled with the rising edge of the clock (SCLx) line. The value of register, SSPxSR<7:1>, is compared to the value of the SSPxADD register. The address is compared on the falling edge of the eighth clock (SCLx) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur: 1. 2. 3. 4. The SSPxSR register value is loaded into the SSPxBUF register. The Buffer Full bit, BF, is set. An ACK pulse is generated. The MSSP Interrupt Flag bit, SSPxIF, is set (and interrupt is generated, if enabled) on the falling edge of the ninth SCLx pulse. 21.4.3 SLAVE MODE In Slave mode, the SCLx and SDAx pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter). The I 2C Slave mode hardware will always generate an interrupt on an address match. Address masking will allow the hardware to generate an interrupt for more than one address (up to 31 in 7-bit addressing and up to 63 in 10-bit addressing). Through the mode select bits, the user can also choose to interrupt on Start and Stop bits. When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and load the SSPxBUF register with the received value currently in the SSPxSR register. Any combination of the following conditions will cause the MSSP module not to give this ACK pulse: * The Buffer Full bit, BF (SSPxSTAT<0>), was set before the transfer was received. * The overflow bit, SSPOV (SSPxCON1<6>), was set before the transfer was received. In this case, the SSPxSR register value is not loaded into the SSPxBUF, but bit, SSPxIF, is set. The BF bit is cleared by reading the SSPxBUF register, while bit, SSPOV, is cleared through software. The SCLx clock input must have a minimum high and low for proper operation. The high and low times of the I2C specification, as well as the requirement of the MSSP module, are shown in timing parameter 100 and parameter 101. In 10-Bit Addressing mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. The R/W (SSPxSTAT<2>) bit must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal `11110 A9 A8 0', where `A9' and `A8' are the two MSbs of the address. The sequence of events for 10-bit addressing is as follows, with steps, 7 through 9, for the slave-transmitter: 1. 2. Receive first (high) byte of address (bits, SSPxIF, BF and UA, are set on address match). Update the SSPxADD register with second (low) byte of address (clears bit, UA, and releases the SCLx line). Read the SSPxBUF register (clears bit, BF) and clear flag bit, SSPxIF. Receive second (low) byte of address (bits, SSPxIF, BF and UA, are set). Update the SSPxADD register with the first (high) byte of address. If match releases SCLx line, this will clear bit, UA. Read the SSPxBUF register (clears bit, BF) and clear flag bit SSPxIF. Receive Repeated Start condition. Receive first (high) byte of address (bits, SSPxIF and BF, are set). Read the SSPxBUF register (clears bit, BF) and clear flag bit, SSPxIF. 3. 4. 5. 6. 7. 8. 9. DS39960B-page 294 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 21.4.3.2 Address Masking Modes Masking an address bit causes that bit to become a "don't care". When one address bit is masked, two addresses will be Acknowledged and cause an interrupt. It is possible to mask more than one address bit at a time, which greatly expands the number of addresses Acknowledged. The I2C slave behaves the same way whether address masking is used or not. However, when address masking is used, the I2C slave can Acknowledge multiple addresses and cause interrupts. When this occurs, it is necessary to determine which address caused the interrupt by checking the SSPxBUF. The PIC18F87K22 family of devices is capable of using two different Address Masking modes in I2C slave operation: 5-Bit Address Masking and 7-Bit Address Masking. The Masking mode is selected at device configuration using the MSSPMSK Configuration bit. The default device configuration is 7-Bit Address Masking. Both Masking modes, in turn, support address masking of 7-bit and 10-bit addresses. The combination of Masking modes and addresses provides different ranges of Acknowledgable addresses for each combination. While both Masking modes function in roughly the same manner, the way they use address masks are different. Acknowledge up to 31 addresses when using 7-bit addressing, or 63 addresses with 10-bit addressing (see Example 21-2). This Masking mode is selected when the MSSPMSK Configuration bit is programmed (`0'). The address mask in this mode is stored in the SSPxCON2 register, which stops functioning as a control register in I2C Slave mode (Register 21-6). In 7-Bit Address Masking mode, address mask bits, ADMSK<5:1> (SSPxCON2<5:1>), mask the corresponding address bits in the SSPxADD register. For any ADMSK bits that are set (ADMSK 21.4.3.3 5-Bit Address Masking Mode As the name implies, 5-Bit Address Masking mode uses an address mask of up to 5 bits to create a range of addresses to be Acknowledged, using bits, 5 through 1, of the incoming address. This allows the module to EXAMPLE 21-2: 7-Bit Addressing: ADDRESS MASKING EXAMPLES IN 5-BIT MASKING MODE SSPxADD<7:1>= A0h (1010000) (SSPxADD<0> is assumed to be `0') ADMSK<5:1> = 00111 Addresses Acknowledged: A0h, A2h, A4h, A6h, A8h, AAh, ACh, AEh 10-Bit Addressing: SSPxADD<7:0> = A0h (10100000) (The two MSb of the address are ignored in this example, since they are not affected by masking) ADMSK<5:1> = 00111 Addresses Acknowledged: A0h, A1h, A2h, A3h, A4h, A5h, A6h, A7h, A8h, A9h, AAh, ABh, ACh, ADh, AEh, AFh 2010 Microchip Technology Inc. Preliminary DS39960B-page 295 PIC18F87K22 FAMILY 21.4.3.4 7-Bit Address Masking Mode Unlike 5-bit masking, 7-Bit Address Masking mode uses a mask of up to 8 bits (in 10-bit addressing) to define a range of addresses that can be Acknowledged, using the lowest bits of the incoming address. This allows the module to Acknowledge up to 127 different addresses with 7-bit addressing, or 255 with 10-bit addressing (see Example 21-3). This mode is the default configuration of the module, which is selected when MSSPMSK is unprogrammed (`1'). The address mask for 7-Bit Address Masking mode is stored in the SSPxMSK register, instead of the SSPxCON2 register. SSPxMSK is a separate hardware register within the module, but it is not directly addressable. Instead, it shares an address in the SFR space with the SSPxADD register. To access the SSPxMSK register, it is necessary to select MSSP mode, `1001' (SSPxCON1<3:0> = 1001) and then read or write to the location of SSPxADD. To use 7-Bit Address Masking mode, it is necessary to initialize SSPxMSK with a value before selecting the I2C Slave Addressing mode. Thus, the required sequence of events is: 1. 2. Select SSPxMSK Access mode (SSPxCON2<3:0> = 1001). Write the mask value to the appropriate SSPADD register address (FC8h for MSSP1, F6Eh for MSSP2). Set the appropriate I2C Slave mode (SSPxCON2<3:0> = 0111 for 10-bit addressing, 0110 for 7-bit addressing). Setting or clearing mask bits in SSPxMSK behaves in the opposite manner of the ADMSK bits in 5-Bit Address Masking mode. That is, clearing a bit in SSPxMSK causes the corresponding address bit to be masked; setting the bit requires a match in that position. SSPxMSK resets to all `1's upon any Reset condition and, therefore, has no effect on the standard MSSP operation until written with a mask value. With 7-bit addressing, SSPxMSK<7:1> bits mask the corresponding address bits in the SSPxADD register. For any SSPxMSK bits that are active (SSPxMSK 3. EXAMPLE 21-3: 7-Bit Addressing: ADDRESS MASKING EXAMPLES IN 7-BIT MASKING MODE SSPxADD<7:1> = 1010 000 SSPxMSK<7:1> = 1111 001 Addresses Acknowledged = ACh, A8h, A4h, A0h 10-Bit Addressing: SSPxADD<7:0> = 1010 0000 (The two MSb are ignored in this example since they are not affected) SSPxMSK<5:1> = 1111 0011 Addresses Acknowledged = ACh, A8h, A4h, A0h DS39960B-page 296 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 21.4.3.5 Reception 21.4.3.6 Transmission When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and the SDAx line is held low (ACK). When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit, BF (SSPxSTAT<0>), is set or bit, SSPOV (SSPxCON1<6>), is set. An MSSP interrupt is generated for each data transfer byte. The interrupt flag bit, SSPxIF, must be cleared in software. The SSPxSTAT register is used to determine the status of the byte. If SEN is enabled (SSPxCON2<0> = 1), SCLx will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPxCON1<4>). See Section 21.4.4 "Clock Stretching" for more details. When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register. The ACK pulse will be sent on the ninth bit and pin SCLx is held low regardless of SEN (see Section 21.4.4 "Clock Stretching" for more details). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then, pin SCLx should be enabled by setting bit, CKP (SSPxCON1<4>). The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time (Figure 21-10). The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCLx input pulse. If the SDAx line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset and the slave monitors for another occurrence of the Start bit. If the SDAx line was low (ACK), the next transmit data must be loaded into the SSPxBUF register. Again, pin SCLx must be enabled by setting bit, CKP. An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared in software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse. 2010 Microchip Technology Inc. Preliminary DS39960B-page 297 FIGURE 21-8: DS39960B-page 298 Receiving Address A5 A4 A3 A2 A1 ACK D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 R/W = 0 Receiving Data ACK Receiving Data D1 D0 ACK 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 P Bus master terminates transfer Cleared in software SSPxBUF is read SSPOV is set because SSPxBUF is still full. ACK is not sent. SDAx A7 A6 SCLx S 1 2 PIC18F87K22 FAMILY SSPxIF (PIR1<3> or PIR3<7>) I2CTM SLAVE MODE TIMING WITH SEN = 0 (RECEPTION, 7-BIT ADDRESS) Preliminary BF (SSPxSTAT<0>) SSPOV (SSPxCON1<6>) CKP (SSPxCON<4>) 2010 Microchip Technology Inc. (CKP does not reset to `0' when SEN = 0) FIGURE 21-9: 2010 Microchip Technology Inc. Receiving Address A5 X A3 X X ACK D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 R/W = 0 Receiving Data ACK Receiving Data D2 D1 D0 ACK 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 P Bus master terminates transfer Cleared in software SSPxBUF is read SSPOV is set because SSPxBUF is still full. ACK is not sent. SDAx A7 A6 SCLx S 1 2 SSPxIF (PIR1<3> or PIR3<7>) I2CTM SLAVE MODE TIMING WITH SEN = 0 AND ADMSK<5:1> = 01011 (RECEPTION, 7-BIT ADDRESS) Preliminary BF (SSPxSTAT<0>) SSPOV (SSPxCON1<6>) CKP (SSPxCON<4>) (CKP does not reset to `0' when SEN = 0) Note 1: x = Don't care (i.e., address bit can either be a `1' or a `0'). PIC18F87K22 FAMILY DS39960B-page 299 2: In this example, an address equal to A7.A6.A5.X.A3.X.X will be Acknowledged and cause an interrupt. FIGURE 21-10: DS39960B-page 300 R/W = 1 ACK D1 D0 D4 D3 D2 D5 D7 D6 D1 Transmitting Data D0 A1 D3 D2 ACK D5 D4 D7 D6 Transmitting Data ACK A4 A2 A3 4 SCLx held low while CPU responds to SSPxIF 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 P Cleared in software SSPxBUF is written in software Clear by reading From SSPxIF ISR Cleared in software SSPxBUF is written in software From SSPxIF ISR Receiving Address SDAx A7 A6 A5 SCLx S 1 2 3 Data in sampled PIC18F87K22 FAMILY SSPxIF (PIR1<3> or PIR3<7>) I2CTM SLAVE MODE TIMING (TRANSMISSION, 7-BIT ADDRESS) Preliminary CKP is set in software BF (SSPxSTAT<0>) CKP (SSPxCON<4>) 2010 Microchip Technology Inc. CKP is set in software FIGURE 21-11: Clock is held low until update of SSPxADD has taken place R/W = 0 A8 D3 D2 ACK A7 A6 A5 X A3 A2 X X D7 D6 D5 D4 D3 D2 D1 D0 ACK D7 D6 D5 D4 ACK Receive Second Byte of Address Receive Data Byte Receive Data Byte D1 D0 ACK Clock is held low until update of SSPxADD has taken place Receive First Byte of Address 2010 Microchip Technology Inc. 6 1 2 3 4 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 5 6 7 8 9 P Bus master terminates transfer Cleared in software Cleared in software Cleared in software Dummy read of SSPxBUF to clear BF flag SSPOV is set because SSPxBUF is still full. ACK is not sent. Cleared by hardware when SSPxADD is updated with low byte of address UA is set indicating that SSPxADD needs to be updated Cleared by hardware when SSPxADD is updated with high byte of address SDAx 1 1 1 1 0 A9 SCLx S 1 2 3 4 5 SSPxIF (PIR1<3> or PIR3<7>) Cleared in software BF (SSPxSTAT<0>) SSPxBUF is written with contents of SSPxSR I2CTM SLAVE MODE TIMING WITH SEN = 0 AND ADMSK<5:1> = 01001 (RECEPTION, 10-BIT ADDRESS) Preliminary SSPOV (SSPxCON1<6>) UA (SSPxSTAT<1>) UA is set indicating that the SSPxADD needs to be updated CKP (SSPxCON<4>) (CKP does not reset to `0' when SEN = 0) Note 1: x = Don't care (i.e., address bit can either be a `1' or a `0'). 2: In this example, an address equal to A9.A8.A7.A6.A5.X.A3.A2.X.X will be Acknowledged and cause an interrupt. PIC18F87K22 FAMILY DS39960B-page 301 3: Note that the Most Significant bits of the address are not affected by the bit masking. FIGURE 21-12: DS39960B-page 302 Clock is held low until update of SSPxADD has taken place R/W = 0 A8 D3 D2 ACK A7 A6 A5 A4 A3 A2 A1 D7 D6 D5 D4 D3 D2 D1 D0 ACK D7 D6 D5 D4 A0 ACK D1 D0 Receive Second Byte of Address Receive Data Byte Receive Data Byte ACK Clock is held low until update of SSPxADD has taken place 0 A9 5 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 6 7 8 9 P Bus master terminates transfer Cleared in software Cleared in software Cleared in software Dummy read of SSPxBUF to clear BF flag SSPOV is set because SSPxBUF is still full. ACK is not sent. Cleared by hardware when SSPxADD is updated with low byte of address UA is set indicating that SSPxADD needs to be updated Cleared by hardware when SSPxADD is updated with high byte of address Receive First Byte of Address SDAx 1 1 1 1 SCLx S 1 2 3 4 SSPxIF (PIR1<3> or PIR3<7>) Cleared in software PIC18F87K22 FAMILY BF (SSPxSTAT<0>) SSPxBUF is written with contents of SSPxSR I2CTM SLAVE MODE TIMING WITH SEN = 0 (RECEPTION, 10-BIT ADDRESS) Preliminary SSPOV (SSPxCON1<6>) UA (SSPxSTAT<1>) UA is set indicating that the SSPxADD needs to be updated CKP (SSPxCON<4>) 2010 Microchip Technology Inc. (CKP does not reset to `0' when SEN = 0) FIGURE 21-13: Bus master terminates transfer Clock is held low until CKP is set to `1' R/W = 1 ACK Transmitting Data Byte D7 D6 D5 D4 D3 D2 D1 D0 ACK 2010 Microchip Technology Inc. Clock is held low until update of SSPxADD has taken place R/W = 0 Receive Second Byte of Address Receive First Byte of Address ACK 1 1 1 1 0 A9 A8 ACK A7 A6 A5 A4 A3 A2 A1 A0 1 0 A9 A8 Clock is held low until update of SSPxADD has taken place 4 Sr 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 P Cleared in software Cleared in software Cleared in software Dummy read of SSPxBUF to clear BF flag Dummy read of SSPxBUF to clear BF flag Write of SSPxBUF BF flag is clear initiates transmit at the end of the third address sequence Completion of data transmission clears BF flag Cleared by hardware when SSPxADD is updated with low byte of address UA is set indicating that SSPxADD needs to be updated Cleared by hardware when SSPxADD is updated with high byte of address. CKP is set in software CKP is automatically cleared in hardware, holding SCLx low Receive First Byte of Address SDAx 1 1 1 SCLx S 1 2 3 SSPxIF (PIR1<3> or PIR3<7>) I2CTM SLAVE MODE TIMING (TRANSMISSION, 10-BIT ADDRESS) Preliminary BF (SSPxSTAT<0>) SSPxBUF is written with contents of SSPxSR UA (SSPxSTAT<1>) UA is set indicating that the SSPxADD needs to be updated PIC18F87K22 FAMILY CKP (SSPxCON1<4>) DS39960B-page 303 PIC18F87K22 FAMILY 21.4.4 CLOCK STRETCHING 21.4.4.3 Both 7-Bit and 10-Bit Slave modes implement automatic clock stretching during a transmit sequence. The SEN bit (SSPxCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCLx pin to be held low at the end of each data receive sequence. Clock Stretching for 7-Bit Slave Transmit Mode The 7-Bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit. The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and load the contents of the SSPxBUF before the master device can initiate another transmit sequence (see Figure 21-10). Note 1: If the user loads the contents of SSPxBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur. 2: The CKP bit can be set in software regardless of the state of the BF bit. 21.4.4.1 Clock Stretching for 7-Bit Slave Receive Mode (SEN = 1) In 7-Bit Slave Receive mode, on the falling edge of the ninth clock at the end of the ACK sequence, if the BF bit is set, the CKP bit in the SSPxCON1 register is automatically cleared, forcing the SCLx output to be held low. The CKP bit being cleared to `0' will assert the SCLx line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and read the contents of the SSPxBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 21-15). Note 1: If the user reads the contents of the SSPxBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur. 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition. 21.4.4.4 Clock Stretching for 10-Bit Slave Transmit Mode In 10-Bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-Bit Slave Receive mode. The first two addresses are followed by a third address sequence, which contains the high-order bits of the 10-bit address and the R/W bit set to `1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-Bit Slave Transmit mode (see Figure 21-13). 21.4.4.2 Clock Stretching for 10-Bit Slave Receive Mode (SEN = 1) In 10-Bit Slave Receive mode, during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to `0'. The release of the clock line occurs upon updating SSPxADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode. Note: If the user polls the UA bit and clears it by updating the SSPxADD register before the falling edge of the ninth clock occurs, and if the user hasn't cleared the BF bit by reading the SSPxBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching, on the basis of the state of the BF bit, only occurs during a data sequence, not an address sequence. DS39960B-page 304 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 21.4.4.5 Clock Synchronization and the CKP bit When the CKP bit is cleared, the SCLx output is forced to `0'. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I2C master device has already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the I2C bus have deasserted SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 21-14). FIGURE 21-14: CLOCK SYNCHRONIZATION TIMING Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 SDAx DX DX - 1 SCLx CKP Master Device Asserts Clock Master Device Deasserts Clock WR SSPxCON1 2010 Microchip Technology Inc. Preliminary DS39960B-page 305 FIGURE 21-15: DS39960B-page 306 Clock is not held low because buffer full bit is clear prior to falling edge of 9th clock Clock is held low until CKP is set to `1' ACK Receiving Data D7 D6 D5 D4 D3 D2 D1 D0 D2 D1 D0 Receiving Address A5 A4 A3 A2 A1 ACK D7 D6 D5 D4 D3 R/W = 0 Receiving Data Clock is not held low because ACK = 1 ACK 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 P Bus master terminates transfer Cleared in software SSPxBUF is read SSPOV is set because SSPxBUF is still full. ACK is not sent. SDAx A7 A6 SCLx S 1 2 PIC18F87K22 FAMILY SSPxIF (PIR1<3> or PIR3<7>) I2CTM SLAVE MODE TIMING WITH SEN = 1 (RECEPTION, 7-BIT ADDRESS) Preliminary If BF is cleared prior to the falling edge of the 9th clock, CKP will not be reset to `0' and no clock stretching will occur BF is set after falling edge of the 9th clock, CKP is reset to `0' and clock stretching occurs BF (SSPxSTAT<0>) SSPOV (SSPxCON1<6>) CKP (SSPxCON<4>) 2010 Microchip Technology Inc. CKP written to `1' in software FIGURE 21-16: Clock is held low until update of SSPxADD has taken place Clock is held low until CKP is set to `1' Receive Data Byte D1 D0 D7 D6 D5 D4 ACK D3 D2 D1 D0 R/W = 0 ACK A7 A6 A5 A4 A3 A2 A1 A0 ACK D7 D6 D5 D4 D3 D2 Receive Second Byte of Address Receive Data Byte Clock is held low until update of SSPxADD has taken place Clock is not held low because ACK = 1 ACK Receive First Byte of Address A9 A8 2010 Microchip Technology Inc. 6 1 2 3 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 4 5 6 7 8 9 P Cleared in software Cleared in software Cleared in software Bus master terminates transfer Dummy read of SSPxBUF to clear BF flag Dummy read of SSPxBUF to clear BF flag SSPOV is set because SSPxBUF is still full. ACK is not sent. Cleared by hardware when SSPxADD is updated with low byte of address after falling edge of ninth clock UA is set indicating that SSPxADD needs to be updated Cleared by hardware when SSPxADD is updated with high byte of address after falling edge of ninth clock Note: An update of the SSPxADD register before the falling edge of the ninth clock will have no effect on UA and UA will remain set. Note: An update of the SSPxADD register before the falling edge of the ninth clock will have no effect on UA and UA will remain set. CKP written to `1' in software SDAx 1 1 1 1 0 SCLx S 1 2 3 4 5 SSPxIF (PIR1<3> or PIR3<7>) Cleared in software BF (SSPxSTAT<0>) SSPxBUF is written with contents of SSPxSR I2CTM SLAVE MODE TIMING WITH SEN = 1 (RECEPTION, 10-BIT ADDRESS) Preliminary SSPOV (SSPxCON1<6>) UA (SSPxSTAT<1>) UA is set indicating that the SSPxADD needs to be updated PIC18F87K22 FAMILY CKP (SSPxCON<4>) DS39960B-page 307 PIC18F87K22 FAMILY 21.4.5 GENERAL CALL ADDRESS SUPPORT The addressing procedure for the I2C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge. The general call address is one of eight addresses reserved for specific purposes by the I2C protocol. It consists of all `0's with R/W = 0. The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPxCON2<7> set). Following a Start bit detect, eight bits are shifted into the SSPxSR and the address is compared against the SSPxADD. It is also compared to the general call address and fixed in hardware. If the general call address matches, the SSPxSR is transferred to the SSPxBUF, the BF flag bit is set (eighth bit), and on the falling edge of the ninth bit (ACK bit), the SSPxIF interrupt flag bit is set. When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPxBUF. The value can be used to determine if the address was device-specific or a general call address. In 10-Bit Addressing mode, the SSPxADD is required to be updated for the second half of the address to match and the UA bit is set (SSPxSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-Bit Addressing mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 21-17). FIGURE 21-17: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE (7 OR 10-BIT ADDRESSING MODE) Address is Compared to General Call Address after ACK, set Interrupt R/W = 0 ACK D7 D6 Receiving Data D5 D4 D3 D2 D1 D0 ACK SDAx SCLx S SSPxIF BF (SSPxSTAT<0>) General Call Address 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 Cleared in Software SSPxBUF is Read SSPOV (SSPxCON1<6>) GCEN (SSPxCON2<7>) `1' `0' DS39960B-page 308 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 21.4.6 MASTER MODE Note: Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPxCON1, and by setting the SSPEN bit. In Master mode, the SCLx and SDAx lines are manipulated by the MSSP hardware if the TRIS bits are set. Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I 2C bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits clear. In Firmware Controlled Master mode, user code conducts all I 2C bus operations based on Start and Stop bit conditions. Once Master mode is enabled, the user has six options. 1. 2. 3. 4. 5. 6. Assert a Start condition on SDAx and SCLx. Assert a Repeated Start condition on SDAx and SCLx. Write to the SSPxBUF register initiating transmission of data/address. Configure the I2C port to receive data. Generate an Acknowledge condition at the end of a received byte of data. Generate a Stop condition on SDAx and SCLx. The MSSP module, when configured in I2C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur. The following events will cause the MSSP Interrupt Flag bit, SSPxIF, to be set (and MSSP interrupt, if enabled): * * * * * Start condition Stop condition Data transfer byte transmitted/received Acknowledge transmitted Repeated Start FIGURE 21-18: MSSP BLOCK DIAGRAM (I2CTM MASTER MODE) Internal Data Bus Read SSPxBUF Write Baud Rate Generator Clock Arbitrate/WCOL Detect (hold off clock source) DS39960B-page 309 Shift Clock SSPxSR Receive Enable MSb LSb SSPM<3:0> SSPxADD<6:0> SDAx SDAx In SCLx SCLx In Bus Collision Start bit Detect Stop bit Detect Write Collision Detect Clock Arbitration State Counter for End of XMIT/RCV Set/Reset S, P (SSPxSTAT), WCOL (SSPxCON1); Set SSPxIF, BCLxIF; Reset ACKSTAT, PEN (SSPxCON2) 2010 Microchip Technology Inc. Preliminary Clock Cntl Start bit, Stop bit, Acknowledge Generate PIC18F87K22 FAMILY 21.4.6.1 I2CTM Master Mode Operation A typical transmit sequence would go as follows: 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPxCON2<0>). 2. SSPxIF is set. The MSSP module will wait the required start time before any other operation takes place. 3. The user loads the SSPxBUF with the slave address to transmit. 4. Address is shifted out the SDAx pin until all 8 bits are transmitted. 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>). 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit. 7. The user loads the SSPxBUF with eight bits of data. 8. Data is shifted out the SDAx pin until all 8 bits are transmitted. 9. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>). 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit. 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPxCON2<2>). 12. Interrupt is generated once the Stop condition is complete. The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I2C bus will not be released. In Master Transmitter mode, serial data is output through SDAx while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic `0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer. In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic `1'. Thus, the first byte transmitted is a 7-bit slave address, followed by a `1' to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission. The Baud Rate Generator, used for the SPI mode operation, is used to set the SCLx clock frequency for either 100 kHz, 400 kHz or 1 MHz I2C operation. See Section 21.4.7 "Baud Rate" for more details. DS39960B-page 310 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 21.4.7 2 BAUD RATE 21.4.7.1 In I C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPxADD register (Figure 21-19). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TCY) on the Q2 and Q4 clocks. In I2C Master mode, the BRG is reloaded automatically. Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCLx pin will remain in its last state. Table 21-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPxADD. The SSPxADD BRG value of 0x00 is not supported. Baud Rate and Module Interdependence Because MSSP1 and MSSP2 are independent, they can operate simultaneously in I2C Master mode at different baud rates. This is done by using different BRG reload values for each module. Because this mode derives its basic clock source from the system clock, any changes to the clock will affect both modules in the same proportion. It may be possible to change one or both baud rates back to a previous value by changing the BRG reload value. FIGURE 21-19: BAUD RATE GENERATOR BLOCK DIAGRAM SSPM<3:0> SSPxADD<6:0> SSPM<3:0> SCLx Reload Control CLKO Reload BRG Down Counter FOSC/4 TABLE 21-3: FOSC 40 MHz 40 MHz 40 MHz 16 MHz 16 MHz 16 MHz 4 MHz 4 MHz 16 MHz Note 1: 2: I2CTM CLOCK RATE w/BRG FCY 10 MHz 10 MHz 10 MHz 4 MHz 4 MHz 4 MHz 1 MHz 1 MHz 4 MHz FCY * 2 20 MHz 20 MHz 20 MHz 8 MHz 8 MHz 8 MHz 2 MHz 2 MHz 8 MHz BRG Value 18h 1Fh 63h 09h 0Ch 27h 02h 09h 03h FSCL (2 Rollovers of BRG) 400 kHz(1) 312.5 kHz 100 kHz 400 kHz(1) 308 kHz 100 kHz 333 kHz(1) 100 kHz 1 MHz(1,2) The I2CTM interface does not conform to the 400 kHz I2C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application. A minimum of 16 MHz FOSC is required to get 1 MHz I2C. 2010 Microchip Technology Inc. Preliminary DS39960B-page 311 PIC18F87K22 FAMILY 21.4.7.2 Clock Arbitration Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCLx pin (SCLx allowed to float high). When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 21-20). FIGURE 21-20: SDAx BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION DX SCLx Deasserted but Slave Holds SCLx Low (clock arbitration) DX - 1 SCLx Allowed to Transition High SCLx BRG Decrements on Q2 and Q4 Cycles BRG Value 03h 02h 01h 00h (hold off) 03h 02h SCLx is Sampled High, Reload takes place and BRG Starts its Count BRG Reload DS39960B-page 312 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 21.4.8 I2CTM MASTER MODE START CONDITION TIMING Note: To initiate a Start condition, the user sets the Start Enable bit, SEN (SSPxCON2<0>). If the SDAx and SCLx pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and starts its count. If SCLx and SDAx are both sampled high when the Baud Rate Generator times out (TBRG), the SDAx pin is driven low. The action of the SDAx being driven low while SCLx is high is the Start condition and causes the S bit (SSPxSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPxCON2<0>) will be automatically cleared by hardware. The Baud Rate Generator is suspended, leaving the SDAx line held low and the Start condition is complete. If, at the beginning of the Start condition, the SDAx and SCLx pins are already sampled low or if during the Start condition, the SCLx line is sampled low before the SDAx line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I2C module is reset into its Idle state. 21.4.8.1 WCOL Status Flag If the user writes the SSPxBUF when a Start sequence is in progress, the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur). Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPxCON2 is disabled until the Start condition is complete. FIGURE 21-21: FIRST START BIT TIMING Write to SEN bit Occurs Here Set S bit (SSPxSTAT<3>) SDAx = 1, SCLx = 1 At Completion of Start bit, Hardware Clears SEN bit and Sets SSPxIF bit TBRG Write to SSPxBUF Occurs Here 1st bit TBRG TBRG S 2nd bit TBRG SDAx SCLx 2010 Microchip Technology Inc. Preliminary DS39960B-page 313 PIC18F87K22 FAMILY 21.4.9 I2CTM MASTER MODE REPEATED START CONDITION TIMING Note 1: If RSEN is programmed while any other event is in progress, it will not take effect. 2: A bus collision during the Repeated Start condition occurs if: *SDAx is sampled low when SCLx goes from low-to-high. *SCLx goes low before SDAx is asserted low. This may indicate that another master is attempting to transmit a data `1'. Immediately following the SSPxIF bit getting set, the user may write the SSPxBUF with the 7-bit address in 7-bit mode or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode). A Repeated Start condition occurs when the RSEN bit (SSPxCON2<1>) is programmed high and the I2C logic module is in the Idle state. When the RSEN bit is set, the SCLx pin is asserted low. When the SCLx pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPxADD<5:0> and begins counting. The SDAx pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, and if SDAx is sampled high, the SCLx pin will be deasserted (brought high). When SCLx is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and begins counting. SDAx and SCLx must be sampled high for one TBRG. This action is then followed by assertion of the SDAx pin (SDAx = 0) for one TBRG while SCLx is high. Following this, the RSEN bit (SSPxCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDAx pin held low. As soon as a Start condition is detected on the SDAx and SCLx pins, the S bit (SSPxSTAT<3>) will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out. 21.4.9.1 WCOL Status Flag If the user writes the SSPxBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur). Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPxCON2 is disabled until the Repeated Start condition is complete. FIGURE 21-22: REPEATED START CONDITION WAVEFORM S bit Set by Hardware SDAx = 1, SCLx = 1 TBRG TBRG 1st bit Write to SSPxCON2 Occurs Here: SDAx = 1, SCLx (no change). At Completion of Start bit, Hardware Clears RSEN bit and Sets SSPxIF TBRG SDAx RSEN bit Set by Hardware on Falling Edge of Ninth Clock, End of XMIT SCLx Write to SSPxBUF Occurs Here TBRG TBRG Sr = Repeated Start DS39960B-page 314 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 21.4.10 I2CTM MASTER MODE TRANSMISSION Transmission of a data byte, a 7-bit address or the other half of a 10-bit address, is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDAx pin after the falling edge of SCLx is asserted (see data hold time specification parameter 106). SCLx is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCLx is released high (see data setup time specification parameter 107). When the SCLx pin is released high, it is held that way for TBRG. The data on the SDAx pin must remain stable for that duration and some hold time after the next falling edge of SCLx. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDAx. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared; if not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCLx low and SDAx unchanged (Figure 21-23). After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCLx until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDAx pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDAx pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPxCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPxIF flag is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCLx low and allowing SDAx to float. 2 TCY after the SSPxBUF write. If SSPxBUF is rewritten within 2 TCY, the WCOL bit is set and SSPxBUF is updated. This may result in a corrupted transfer. The user should verify that the WCOL bit is clear after each write to SSPxBUF to ensure the transfer is correct. In all cases, WCOL must be cleared in software. 21.4.10.3 ACKSTAT Status Flag In Transmit mode, the ACKSTAT bit (SSPxCON2<6>) is cleared when the slave has sent an Acknowledge (ACK = 0) and is set when the slave does not Acknowledge (ACK = 1). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data. 21.4.11 I2CTM MASTER MODE RECEPTION Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPxCON2<3>). Note: The MSSP module must be in an inactive state before the RCEN bit is set or the RCEN bit will be disregarded. The Baud Rate Generator begins counting, and on each rollover, the state of the SCLx pin changes (high-to-low/low-to-high) and data is shifted into the SSPxSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPxSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCLx low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, ACKEN (SSPxCON2<4>). 21.4.11.1 BF Status Flag In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPxSR. It is cleared when the SSPxBUF register is read. 21.4.11.2 SSPOV Status Flag 21.4.10.1 BF Status Flag In receive operation, the SSPOV bit is set when 8 bits are received into the SSPxSR and the BF flag bit is already set from a previous reception. In Transmit mode, the BF bit (SSPxSTAT<0>) is set when the CPU writes to SSPxBUF and is cleared when all 8 bits are shifted out. 21.4.11.3 WCOL Status Flag 21.4.10.2 WCOL Status Flag If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur) after If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPxSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur). 2010 Microchip Technology Inc. Preliminary DS39960B-page 315 FIGURE 21-23: DS39960B-page 316 Write SSPxCON2<0> (SEN = 1), Start condition begins From slave, clear ACKSTAT bit (SSPxCON2<6>) R/W = 0 ACKSTAT in SSPxCON2 = 1 SEN = 0 Transmit Address to Slave SDAx A7 SSPxBUF written with 7-bit address and R/W, start transmit SCLx S 1 2 3 4 5 6 7 8 9 1 SCLx held low while CPU responds to SSPxIF 2 3 4 5 6 7 8 9 P A6 A5 A4 A3 A2 A1 ACK = 0 D7 D6 D5 D4 D3 D2 D1 Transmitting Data or Second Half of 10-bit Address D0 ACK PIC18F87K22 FAMILY SSPxIF Cleared in software Cleared in software service routine from MSSP interrupt Cleared in software I 2CTM MASTER MODE WAVEFORM (TRANSMISSION, 7 OR 10-BIT ADDRESS) Preliminary BF (SSPxSTAT<0>) SSPxBUF written SEN After Start condition, SEN cleared by hardware PEN R/W SSPxBUF is written in software 2010 Microchip Technology Inc. FIGURE 21-24: 2010 Microchip Technology Inc. Write to SSPxCON2<4> to start Acknowledge sequence, SDAx = ACKDT (SSPxCON2<5>) = 0 ACK from master, SDAx = ACKDT = 0 RCEN = 1, start next receive RCEN cleared automatically Receiving Data from Slave ACK Set ACKEN, start Acknowledge sequence, SDAx = ACKDT = 1 PEN bit = 1 written here R/W = 1 Receiving Data from Slave ACK Write to SSPxCON2<0> (SEN = 1), begin Start condition Master configured as a receiver by programming SSPxCON2<3> (RCEN = 1) SEN = 0 Write to SSPxBUF occurs here, RCEN cleared ACK from Slave automatically start XMIT Transmit Address to Slave SDAx D0 A7 A1 D7 D6 D5 D4 D3 D2 D1 D7 D6 D5 D4 D3 D2 D1 A6 A5 A4 A3 A2 D0 ACK ACK is not sent Bus master terminates transfer SCLx Set SSPxIF interrupt at end of receive S 1 5 1 2 3 4 1 2 3 4 5 2 3 4 8 6 7 9 6 7 8 9 5 6 7 8 9 Set SSPxIF at end of receive P Set SSPxIF interrupt at end of Acknowledge sequence Data shifted in on falling edge of CLK SSPxIF Cleared in software Cleared in software Set SSPxIF interrupt at end of Acknowledge sequence Cleared in software Cleared in software I 2CTM MASTER MODE WAVEFORM (RECEPTION, 7-BIT ADDRESS) Preliminary Cleared in software SDAx = 0, SCLx = 1, while CPU responds to SSPxIF Set P bit (SSPxSTAT<4>) and SSPxIF BF (SSPxSTAT<0>) Last bit is shifted into SSPxSR and contents are unloaded into SSPxBUF SSPOV SSPOV is set because SSPxBUF is still full PIC18F87K22 FAMILY ACKEN DS39960B-page 317 PIC18F87K22 FAMILY 21.4.12 ACKNOWLEDGE SEQUENCE TIMING 21.4.13 STOP CONDITION TIMING An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN (SSPxCON2<4>). When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG; the SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into an inactive state (Figure 21-25). A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPxCON2<2>). At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDAx line low. When the SDAx line is sampled low, the Baud Rate Generator is reloaded and counts down to 0. When the Baud Rate Generator times out, the SCLx pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the P bit (SSPxSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 21-26). 21.4.13.1 WCOL Status Flag 21.4.12.1 WCOL Status Flag If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur). If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur). FIGURE 21-25: ACKNOWLEDGE SEQUENCE WAVEFORM Acknowledge Sequence Starts Here, Write to SSPxCON2, ACKEN = 1, ACKDT = 0 TBRG SDAx D0 ACK TBRG ACKEN Automatically Cleared SCLx 8 9 SSPxIF Cleared in Software SSPxIF Set at the End of Acknowledge Sequence SSPxIF Set at the End of Receive Note: TBRG = one Baud Rate Generator period. Cleared in Software FIGURE 21-26: STOP CONDITION RECEIVE OR TRANSMIT MODE Write to SSPxCON2, Set PEN Falling Edge of 9th Clock SCLx = 1 for TBRG, Followed by SDAx = 1 for TBRG after SDAx Sampled High. P bit (SSPxSTAT<4>) is Set PEN bit (SSPxCON2<2>) is Cleared by Hardware and the SSPxIF bit is Set TBRG SCLx SDAx ACK P TBRG TBRG TBRG SCLx Brought High After TBRG SDAx Asserted Low Before Rising Edge of Clock to Set up Stop Condition Note: TBRG = one Baud Rate Generator period. DS39960B-page 318 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 21.4.14 SLEEP OPERATION 2 21.4.17 While in Sleep mode, the I C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled). MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION 21.4.15 EFFECTS OF A RESET A Reset disables the MSSP module and terminates the current transfer. 21.4.16 MULTI-MASTER MODE In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I 2C bus may be taken when the P bit (SSPxSTAT<4>) is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the MSSP interrupt will generate the interrupt when the Stop condition occurs. In multi-master operation, the SDAx line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLxIF bit. The states where arbitration can be lost are: * * * * * Address Transfer Data Transfer A Start Condition A Repeated Start Condition An Acknowledge Condition Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a `1' on SDAx, by letting SDAx float high, and another master asserts a `0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a `1' and the data sampled on the SDAx pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLxIF, and reset the I2C port to its Idle state (Figure 21-27). If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDAx and SCLx lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I2C bus is free, the user can resume communication by asserting a Start condition. If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDAx and SCLx lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine, and if the I2C bus is free, the user can resume communication by asserting a Start condition. The master will continue to monitor the SDAx and SCLx pins. If a Stop condition occurs, the SSPxIF bit will be set. A write to the SSPxBUF will start the transmission of data at the first data bit regardless of where the transmitter left off when the bus collision occurred. In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I2C bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is Idle and the S and P bits are cleared. FIGURE 21-27: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE Data Changes while SCLx = 0 SDAx Line Pulled Low by Another Source SDAx Released by Master Sample SDAx. While SCLx is High, Data Doesn't Match what is Driven by the Master; Bus Collision has Occurred SDAx SCLx Set Bus Collision Interrupt (BCLxIF) BCLxIF 2010 Microchip Technology Inc. Preliminary DS39960B-page 319 PIC18F87K22 FAMILY 21.4.17.1 Bus Collision During a Start Condition During a Start condition, a bus collision occurs if: a) b) SDAx or SCLx is sampled low at the beginning of the Start condition (Figure 21-28). SCLx is sampled low before SDAx is asserted low (Figure 21-29). If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 21-30). If, however, a `1' is sampled on the SDAx pin, the SDAx pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to 0. If the SCLx pin is sampled as `0' during this time, a bus collision does not occur. At the end of the BRG count, the SCLx pin is asserted low. Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions. During a Start condition, both the SDAx and the SCLx pins are monitored. If the SDAx pin is already low, or the SCLx pin is already low, then all of the following occur: * the Start condition is aborted, * the BCLxIF flag is set and * the MSSP module is reset to its inactive state (Figure 21-28) The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded from SSPxADD<6:0> and counts down to 0. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs because it is assumed that another master is attempting to drive a data `1' during the Start condition. FIGURE 21-28: BUS COLLISION DURING START CONDITION (SDAx ONLY) SDAx Goes Low Before the SEN bit is Set. Set BCLxIF, S bit and SSPxIF Set Because SDAx = 0, SCLx = 1 SDAx SCLx Set SEN, Enable Start Condition if SDAx = 1, SCLx = 1 SEN SDAx Sampled Low Before Start Condition, Set BCLxIF, S bit and SSPxIF Set Because SDAx = 0, SCLx = 1 SSPxIF and BCLxIF are Cleared in Software S SEN Cleared Automatically Because of Bus Collision, MSSP module Reset into Idle State BCLxIF SSPxIF SSPxIF and BCLxIF are Cleared in Software DS39960B-page 320 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 21-29: BUS COLLISION DURING START CONDITION (SCLx = 0) SDAx = 0, SCLx = 1 TBRG TBRG SDAx Set SEN, Enable Start Sequence if SDAx = 1, SCLx = 1 SCLx = 0 Before SDAx = 0, Bus Collision Occurs, Set BCLxIF SCLx = 0 Before BRG Time-out, Bus Collision Occurs, Set BCLxIF BCLxIF Interrupt Cleared in Software S SSPxIF `0' `0' `0' `0' SCLx SEN FIGURE 21-30: BRG RESET DUE TO SDAx ARBITRATION DURING START CONDITION SDAx = 0, SCLx = 1 Set S Less than TBRG Set SSPxIF TBRG SDAx SDAx Pulled Low by Other Master, Reset BRG and Assert SDAx SCLx S SCLx Pulled Low After BRG Time-out Set SEN, Enable Start Sequence if SDAx = 1, SCLx = 1 SEN BCLxIF `0' S SSPxIF SDAx = 0, SCLx = 1, Set SSPxIF Interrupts Cleared in Software 2010 Microchip Technology Inc. Preliminary DS39960B-page 321 PIC18F87K22 FAMILY 21.4.17.2 Bus Collision During a Repeated Start Condition During a Repeated Start condition, a bus collision occurs if: a) b) A low level is sampled on SDAx when SCLx goes from a low level to a high level. SCLx goes low before SDAx is asserted low, indicating that another master is attempting to transmit a data `1'. If SDAx is low, a bus collision has occurred (i.e., another master is attempting to transmit a data `0', Figure 21-31). If SDAx is sampled high, the BRG is reloaded and begins counting. If SDAx goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDAx at exactly the same time. If SCLx goes from high-to-low before the BRG times out and SDAx has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data `1' during the Repeated Start condition (see Figure 21-32). If, at the end of the BRG time-out, both SCLx and SDAx are still high, the SDAx pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCLx pin, the SCLx pin is driven low and the Repeated Start condition is complete. When the user deasserts SDAx and the pin is allowed to float high, the BRG is loaded with SSPxADD<6:0> and counts down to 0. The SCLx pin is then deasserted and when sampled high, the SDAx pin is sampled. FIGURE 21-31: SDAx BUS COLLISION DURING A REPEATED START CONDITION (CASE 1) SCLx Sample SDAx when SCLx goes High, If SDAx = 0, Set BCLxIF and Release SDAx and SCLx RSEN BCLxIF Cleared in Software S SSPxIF `0' `0' FIGURE 21-32: BUS COLLISION DURING REPEATED START CONDITION (CASE 2) TBRG TBRG SDAx SCLx SCLx goes Low Before SDAx, Set BCLxIF, Release SDAx and SCLx Interrupt Cleared in Software RSEN S SSPxIF `0' BCLxIF DS39960B-page 322 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 21.4.17.3 Bus Collision During a Stop Condition Bus collision occurs during a Stop condition if: a) After the SDAx pin has been deasserted and allowed to float high, SDAx is sampled low after the BRG has timed out. After the SCLx pin is deasserted, SCLx is sampled low before SDAx goes high. The Stop condition begins with SDAx asserted low. When SDAx is sampled low, the SCLx pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD<6:0> and counts down to 0. After the BRG times out, SDAx is sampled. If SDAx is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data `0' (Figure 21-33). If the SCLx pin is sampled low before SDAx is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data `0' (Figure 21-34). b) FIGURE 21-33: BUS COLLISION DURING A STOP CONDITION (CASE 1) TBRG TBRG TBRG SDAx Sampled Low After TBRG, Set BCLxIF SDAx SDAx Asserted Low SCLx PEN BCLxIF P SSPxIF `0' `0' FIGURE 21-34: BUS COLLISION DURING A STOP CONDITION (CASE 2) TBRG TBRG TBRG SDAx Assert SDAx SCLx PEN BCLxIF P SSPxIF `0' `0' SCLx goes Low Before SDAx goes High, Set BCLxIF 2010 Microchip Technology Inc. Preliminary DS39960B-page 323 PIC18F87K22 FAMILY TABLE 21-4: Name INTCON PIR1 PIE1 IPR1 PIR2 PIE2 IPR2 PIR3 PIE3 IPR3 TRISC TRISD SSP1BUF SSP1ADD SSP1MSK(1) SSP1CON1 SSP1CON2 SSP1STAT SSP2BUF SSP2ADD SSP2MSK(1) SSP2CON1 SSP2CON2 SSP2STAT PMD0 REGISTERS ASSOCIATED WITH I2CTM OPERATION Bit 7 GIE/GIEH PSPIF PSPIE PSPIP OSCFIF OSCFIE OSCFIP TMR5GIF TMR5GIE TMR5GIP TRISC7 TRISD7 Bit 6 PEIE/GIEL ADIF ADIE ADIP -- -- -- -- -- -- TRISC6 TRISD6 Bit 5 TMR0IE RC1IF RC1IE RC1IP SSP2IF SSP2IE SSP2IP RC2IF RC2IE RC2IP TRISC5 TRISD5 Bit 4 INT0IE TX1IF TX1IE TX1IP BLC2IF BLC2IE BLC2IP TX2IF TX2IE TX2IP TRISC4 TRISD4 Bit 3 RBIE SSP1IF SSP1IE SSP1IP BCL1IF BCL1IE BCL1IP CTMUIF CTMUIE CTMUIP TRISC3 TRISD3 Bit 2 TMR0IF TMR1GIF TMR1GIE TMR1GIP HLVDIF HLVDIE HLVDIP CCP2IF CCP2IE CCP2IP TRISC2 TRISD2 Bit 1 INT0IF TMR2IF TMR2IE TMR2IP TMR3IF TMR3IE TMR3IP CCP1IF CCP1IE CCP1IP TRISC1 TRISD1 Bit 0 RBIF TMR1IF TMR1IE TMR1IP TMR3GIF TMR3GIE TMR3GIP RTCCIF RTCCIE RTCCIP TRISC0 TRISD0 MSSP1 Receive Buffer/Transmit Register MSSP1 Address Register (I2CTM Slave mode), MSSP1 Baud Rate Reload Register (I2C Master mode) MSK7 WCOL GCEN GCEN SMP MSK6 SSPOV ACKSTAT ACKSTAT CKE MSK5 SSPEN ACKDT ADMSK5(2) D/A MSK4 CKP ACKEN ADMSK4(2) P MSK3 SSPM3 RCEN ADMSK3(2) S MSK2 SSPM2 PEN ADMSK2(2) R/W MSK1 SSPM1 RSEN ADMSK1(2) UA MSK0 SSPM0 SEN SEN BF MSSP2 Receive Buffer/Transmit Register MSSP2 Address Register (I2C Slave mode), MSSP2 Baud Rate Reload Register (I2C Master mode) MSK7 WCOL GCEN GCEN SMP CCP3MD MSK6 SSPOV ACKSTAT ACKSTAT CKE CCP2MD MSK5 SSPEN ACKDT D/A CCP1MD MSK4 CKP ACKEN P MSK3 SSPM3 RCEN S MSK2 SSPM2 PEN R/W SSP2MD MSK1 SSPM1 RSEN UA SSP1MD MSK0 SSPM0 SEN SEN BF ADCMD ADMSK5(2) ADMSK4(2) ADMSK3(2) ADMSK2(2) ADMSK1(2) UART2MD UART1MD Legend: -- = unimplemented, read as `0'. Shaded cells are not used by the MSSP module in I2CTM mode. Note 1: SSPxMSK shares the same address in SFR space as SSPxADD, but is only accessible in certain I2CTM Slave operating modes in 7-Bit Masking mode. See Section 21.4.3.4 "7-Bit Address Masking Mode" for more details. 2: Alternate bit definitions for use in I2C Slave mode operations only. DS39960B-page 324 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 22.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART) The pins of EUSART1 and EUSART2 are multiplexed with the functions of PORTC (RC6/TX1/CK1 and RC7/RX1/DT1) and PORTG (RG1/TX2/CK2/AN19/C3OUT and RG2/RX2/DT2/AN18/C3INA), respectively. In order to configure these pins as an EUSART: * For EUSART1: - Bit, SPEN (RCSTA1<7>), must be set (= 1) - Bit, TRISC<7>, must be set (= 1) - Bit, TRISC<6>, must be cleared (= 0) for Asynchronous and Synchronous Master modes - Bit, TRISC<6>, must be set (= 1) for Synchronous Slave mode * For EUSART2: - Bit, SPEN (RCSTA2<7>), must be set (= 1) - Bit, TRISG<2>, must be set (= 1) - Bit TRISG<1> must be cleared (= 0) for Asynchronous and Synchronous Master modes - Bit, TRISC<6>, must be set (= 1) for Synchronous Slave mode Note: The EUSART control will automatically reconfigure the pin from input to output as needed. The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of two serial I/O modules. (Generically, the EUSART is also known as a Serial Communications Interface or SCI.) The EUSART can be configured as a full-duplex, asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc. The Enhanced USART module implements additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These make it ideally suited for use in Local Interconnect Network bus (LIN/J2602 bus) systems. All members of the PIC18F87K22 family are equipped with two independent EUSART modules, referred to as EUSART1 and EUSART2. They can be configured in the following modes: * Asynchronous (full duplex) with: - Auto-wake-up on character reception - Auto-baud calibration - 12-bit Break character transmission * Synchronous - Master (half duplex) with selectable clock polarity * Synchronous - Slave (half duplex) with selectable clock polarity The operation of each Enhanced USART module is controlled through three registers: * Transmit Status and Control (TXSTAx) * Receive Status and Control (RCSTAx) * Baud Rate Control (BAUDCONx) These are detailed on the following pages in Register 22-1, Register 22-2 and Register 22-3, respectively. Note: Throughout this section, references to register and bit names that may be associated with a specific EUSART module are referred to generically by the use of `x' in place of the specific module number. Thus, "RCSTAx" might refer to the Receive Status register for either EUSART1 or EUSART2. 2010 Microchip Technology Inc. Preliminary DS39960B-page 325 PIC18F87K22 FAMILY REGISTER 22-1: R/W-0 CSRC bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown TXSTAx: TRANSMIT STATUS AND CONTROL REGISTER R/W-0 TXEN(1) R/W-0 SYNC R/W-0 SENDB R/W-0 BRGH R-1 TRMT R/W-0 TX9D bit 0 TX9 R/W-0 CSRC: Clock Source Select bit Asynchronous mode: Don't care. Synchronous mode: 1 = Master mode (clock generated internally from BRG) 0 = Slave mode (clock from external source) TX9: 9-Bit Transmit Enable bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission TXEN: Transmit Enable bit(1) 1 = Transmit is enabled 0 = Transmit is disabled SYNC: EUSART Mode Select bit 1 = Synchronous mode 0 = Asynchronous mode SENDB: Send Break Character bit Asynchronous mode: 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission has completed Synchronous mode: Don't care. BRGH: High Baud Rate Select bit Asynchronous mode: 1 = High speed 0 = Low speed Synchronous mode: Unused in this mode. TRMT: Transmit Shift Register Status bit 1 = TSR is empty 0 = TSR is full TX9D: 9th bit of Transmit Data Can be address/data bit or a parity bit. SREN/CREN overrides TXEN in Sync mode. bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: DS39960B-page 326 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 22-2: R/W-0 SPEN bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown RCSTAx: RECEIVE STATUS AND CONTROL REGISTER R/W-0 SREN R/W-0 CREN R/W-0 ADDEN R-0 FERR R-0 OERR R-x RX9D bit 0 RX9 R/W-0 SPEN: Serial Port Enable bit 1 = Serial port is enabled 0 = Serial port is disabled (held in Reset) RX9: 9-Bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception SREN: Single Receive Enable bit Asynchronous mode: Don't care. Synchronous mode - Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode - Slave: Don't care. CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive ADDEN: Address Detect Enable bit Asynchronous mode 9-Bit (RX9 = 1): 1 = Enables address detection, enables interrupt and loads the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and the ninth bit can be used as a parity bit Asynchronous mode 9-Bit (RX9 = 0): Don't care. FERR: Framing Error bit 1 = Framing error (can be cleared by reading the RCREGx register and receiving the next valid byte) 0 = No framing error OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit, CREN) 0 = No overrun error RX9D: 9th bit of Received Data This can be an address/data bit or a parity bit and must be calculated by user firmware. bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 2010 Microchip Technology Inc. Preliminary DS39960B-page 327 PIC18F87K22 FAMILY REGISTER 22-3: R/W-0 ABDOVF bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown BAUDCONx: BAUD RATE CONTROL REGISTER R-1 R/W-0 RXDTP R/W-0 TXCKP R/W-0 BRG16 U-0 -- R/W-0 WUE R/W-0 ABDEN bit 0 RCIDL ABDOVF: Auto-Baud Acquisition Rollover Status bit 1 = A BRG rollover has occurred during Auto-Baud Rate Detect mode (must be cleared in software) 0 = No BRG rollover has occurred RCIDL: Receive Operation Idle Status bit 1 = Receive operation is Idle 0 = Receive operation is active RXDTP: Data/Receive Polarity Select bit Asynchronous mode: 1 = Receive data (RXx) is inverted (active-low) 0 = Receive data (RXx) is not inverted (active-high) Synchronous mode: 1 = Data (DTx) is inverted (active-low) 0 = Data (DTx) is not inverted (active-high) TXCKP: Synchronous Clock Polarity Select bit Asynchronous mode: 1 = Idle state for transmit (TXx) is a low level 0 = Idle state for transmit (TXx) is a high level Synchronous mode: 1 = Idle state for clock (CKx) is a high level 0 = Idle state for clock (CKx) is a low level BRG16: 16-Bit Baud Rate Register Enable bit 1 = 16-bit Baud Rate Generator - SPBRGHx and SPBRGx 0 = 8-bit Baud Rate Generator - SPBRGx only (Compatible mode), SPBRGHx value ignored Unimplemented: Read as `0' WUE: Wake-up Enable bit Asynchronous mode: 1 = EUSART will continue to sample the RXx pin - interrupt generated on falling edge; bit cleared in hardware on following rising edge 0 = RXx pin not monitored or rising edge detected Synchronous mode: Unused in this mode. ABDEN: Auto-Baud Detect Enable bit Asynchronous mode: 1 = Enable baud rate measurement on the next character. Requires reception of a Sync field (55h); cleared in hardware upon completion. 0 = Baud rate measurement is disabled or has completed Synchronous mode: Unused in this mode. bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 DS39960B-page 328 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 22.1 Baud Rate Generator (BRG) The BRG is a dedicated, 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCONx<3>) selects 16-bit mode. The SPBRGHx:SPBRGx register pair controls the period of a free-running timer. In Asynchronous mode, bits, BRGH (TXSTAx<2>) and BRG16 (BAUDCONx<3>), also control the baud rate. In Synchronous mode, BRGH is ignored. Table 22-1 shows the formula for computation of the baud rate for different EUSART modes which only apply in Master mode (internally generated clock). Given the desired baud rate and FOSC, the nearest integer value for the SPBRGHx:SPBRGx registers can be calculated using the formulas in Table 22-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 22-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 22-2. It may be advantageous to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency. Writing a new value to the SPBRGHx:SPBRGx registers causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate. When operated in the Synchronous mode, SPBRGH:SPBRG values of 0000h and 0001h are not supported. In the Asynchronous mode, all BRG values may be used. 22.1.1 OPERATION IN POWER-MANAGED MODES The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRGx register pair. 22.1.2 SAMPLING The data on the RXx pin (either RC7/RX1/DT1 or RG2/RX2/DT2/AN18/C3INA) is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RXx pin. TABLE 22-1: SYNC 0 0 0 0 1 1 BAUD RATE FORMULAS BRG16 0 0 1 1 0 1 BRGH 0 1 0 1 x x BRG/EUSART Mode 8-bit/Asynchronous 8-bit/Asynchronous 16-bit/Asynchronous 16-bit/Asynchronous 8-bit/Synchronous 16-bit/Synchronous FOSC/[4 (n + 1)] Baud Rate Formula FOSC/[64 (n + 1)] FOSC/[16 (n + 1)] Configuration Bits Legend: x = Don't care, n = value of SPBRGHx:SPBRGx register pair 2010 Microchip Technology Inc. Preliminary DS39960B-page 329 PIC18F87K22 FAMILY EXAMPLE 22-1: CALCULATING BAUD RATE ERROR For a device with FOSC of 16 MHz, desired baud rate of 9600, Asynchronous mode, and 8-bit BRG: Desired Baud Rate = FOSC/(64 ([SPBRGHx:SPBRGx] + 1)) Solving for SPBRGHx:SPBRGx: X = ((FOSC/Desired Baud Rate)/64) - 1 = ((16000000/9600)/64) - 1 = [25.042] = 25 Calculated Baud Rate = 16000000/(64 (25 + 1)) = 9615 Error = (Calculated Baud Rate - Desired Baud Rate)/Desired Baud Rate = (9615 - 9600)/9600 = 0.16% TABLE 22-2: Name TXSTA1 RCSTA1 BAUDCON1 SPBRGH1 SPBRG1 TXSTA2 RCSTA2 BAUDCON2 SPBRGH2 SPBRG2 PMD0 REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR Bit 7 CSRC SPEN ABDOVF Bit 6 TX9 RX9 RCIDL Bit 5 TXEN SREN RXDTP Bit 4 SYNC CREN TXCKP Bit 3 SENDB ADDEN BRG16 Bit 2 BRGH FERR -- Bit 1 TRMT OERR WUE Bit 0 TX9D RX9D ABDEN EUSART1 Baud Rate Generator Register High Byte EUSART1 Baud Rate Generator Register CSRC SPEN ABDOVF TX9 RX9 RCIDL TXEN SREN RXDTP SYNC CREN TXCKP SENDB ADDEN BRG16 BRGH FERR -- TRMT OERR WUE TX9D RX9D ABDEN EUSART2 Baud Rate Generator Register High Byte EUSART2 Baud Rate Generator Register CCP3MD CCP2MD CCP1MD UART2MD UART1MD SSP2MD SSP1MD ADCMD Legend: -- = unimplemented, read as `0'. Shaded cells are not used by the BRG. DS39960B-page 330 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 22-3: BAUD RATE (K) BAUD RATES FOR ASYNCHRONOUS MODES SYNC = 0, BRGH = 0, BRG16 = 0 FOSC = 20.000 MHz Actual Rate (K) -- 1.221 2.404 9.766 19.531 62.500 104.167 % Error -- 1.73 0.16 1.73 1.73 8.51 -9.58 SPBRG value (decimal) FOSC = 40.000 MHz Actual Rate (K) -- -- 2.441 9.615 19.531 56.818 125.000 % Error -- -- 1.73 0.16 1.73 -1.36 8.51 SPBRG value (decimal) FOSC = 10.000 MHz Actual Rate (K) -- 1.202 2.404 9.766 19.531 52.083 78.125 % Error -- 0.16 0.16 1.73 1.73 -9.58 -32.18 SPBRG value (decimal) FOSC = 8.000 MHz Actual Rate (K) -- 1.201 2.403 9.615 -- -- -- % Error -- -0.16 -0.16 -0.16 -- -- -- SPBRG value (decimal) 0.3 1.2 2.4 9.6 19.2 57.6 115.2 -- -- 255 64 31 10 4 -- 255 129 31 15 4 2 -- 129 64 15 7 2 1 -- 103 51 12 -- -- -- SYNC = 0, BRGH = 0, BRG16 = 0 BAUD RATE (K) FOSC = 4.000 MHz Actual Rate (K) 0.300 1.202 2.404 8.929 20.833 62.500 62.500 % Error 0.16 0.16 0.16 -6.99 8.51 8.51 -45.75 SPBRG value (decimal) FOSC = 2.000 MHz Actual Rate (K) 0.300 1.201 2.403 -- -- -- -- % Error -0.16 -0.16 -0.16 -- -- -- -- SPBRG value (decimal) FOSC = 1.000 MHz Actual Rate (K) 0.300 1.201 -- -- -- -- -- % Error -0.16 -0.16 -- -- -- -- -- SPBRG value (decimal) 0.3 1.2 2.4 9.6 19.2 57.6 115.2 207 51 25 6 2 0 0 103 25 12 -- -- -- -- 51 12 -- -- -- -- -- SYNC = 0, BRGH = 1, BRG16 = 0 BAUD RATE (K) FOSC = 40.000 MHz Actual Rate (K) -- -- -- 9.766 19.231 58.140 113.636 % Error -- -- -- 1.73 0.16 0.94 -1.36 SPBRG value (decimal) FOSC = 20.000 MHz Actual Rate (K) -- -- -- 9.615 19.231 56.818 113.636 % Error -- -- -- 0.16 0.16 -1.36 -1.36 SPBRG value (decimal) FOSC = 10.000 MHz Actual Rate (K) -- -- 2.441 9.615 19.531 56.818 125.000 % Error -- -- 1.73 0.16 1.73 -1.36 8.51 SPBRG value (decimal) FOSC = 8.000 MHz Actual Rate (K) -- -- 2.403 9.615 19.230 55.555 -- % Error -- -- -0.16 -0.16 -0.16 3.55 -- SPBRG value (decimal) 0.3 1.2 2.4 9.6 19.2 57.6 115.2 -- -- -- 255 129 42 21 -- -- -- 129 64 21 10 -- -- 255 64 31 10 4 -- -- 207 51 25 8 -- SYNC = 0, BRGH = 1, BRG16 = 0 BAUD RATE (K) FOSC = 4.000 MHz Actual Rate (K) -- 1.202 2.404 9.615 19.231 62.500 125.000 % Error -- 0.16 0.16 0.16 0.16 8.51 8.51 SPBRG value (decimal) FOSC = 2.000 MHz Actual Rate (K) -- 1.201 2.403 9.615 -- -- -- % Error -- -0.16 -0.16 -0.16 -- -- -- SPBRG value (decimal) FOSC = 1.000 MHz Actual Rate (K) 0.300 1.201 2.403 -- -- -- -- % Error -0.16 -0.16 -0.16 -- -- -- -- SPBRG value (decimal) 0.3 1.2 2.4 9.6 19.2 57.6 115.2 -- 207 103 25 12 3 1 -- 103 51 12 -- -- -- 207 51 25 -- -- -- -- 2010 Microchip Technology Inc. Preliminary DS39960B-page 331 PIC18F87K22 FAMILY TABLE 22-3: BAUD RATE (K) BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED) SYNC = 0, BRGH = 0, BRG16 = 1 FOSC = 20.000 MHz Actual Rate (K) 0.300 1.200 2.399 9.615 19.231 56.818 113.636 % Error 0.02 -0.03 -0.03 0.16 0.16 -1.36 -1.36 SPBRG value (decimal) FOSC = 40.000 MHz Actual Rate (K) 0.300 1.200 2.402 9.615 19.231 58.140 113.636 % Error 0.00 0.02 0.06 0.16 0.16 0.94 -1.36 SPBRG value (decimal) FOSC = 10.000 MHz Actual Rate (K) 0.300 1.200 2.404 9.615 19.531 56.818 125.000 % Error 0.02 -0.03 0.16 0.16 1.73 -1.36 8.51 SPBRG value (decimal) FOSC = 8.000 MHz Actual Rate (K) 0.300 1.201 2.403 9.615 19.230 55.555 -- % Error -0.04 -0.16 -0.16 -0.16 -0.16 3.55 -- SPBRG value (decimal) 0.3 1.2 2.4 9.6 19.2 57.6 115.2 8332 2082 1040 259 129 42 21 4165 1041 520 129 64 21 10 2082 520 259 64 31 10 4 1665 415 207 51 25 8 -- SYNC = 0, BRGH = 0, BRG16 = 1 BAUD RATE (K) FOSC = 4.000 MHz Actual Rate (K) 0.300 1.202 2.404 9.615 19.231 62.500 125.000 % Error 0.04 0.16 0.16 0.16 0.16 8.51 8.51 SPBRG value (decimal) FOSC = 2.000 MHz Actual Rate (K) 0.300 1.201 2.403 9.615 -- -- -- % Error -0.16 -0.16 -0.16 -0.16 -- -- -- SPBRG value (decimal) FOSC = 1.000 MHz Actual Rate (K) 0.300 1.201 2.403 -- -- -- -- % Error -0.16 -0.16 -0.16 -- -- -- -- SPBRG value (decimal) 0.3 1.2 2.4 9.6 19.2 57.6 115.2 832 207 103 25 12 3 1 415 103 51 12 -- -- -- 207 51 25 -- -- -- -- SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1 BAUD RATE (K) FOSC = 40.000 MHz Actual Rate (K) 0.300 1.200 2.400 9.606 19.193 57.803 114.943 % Error 0.00 0.00 0.02 0.06 -0.03 0.35 -0.22 SPBRG value (decimal) FOSC = 20.000 MHz Actual Rate (K) 0.300 1.200 2.400 9.596 19.231 57.471 116.279 % Error 0.00 0.02 0.02 -0.03 0.16 -0.22 0.94 SPBRG value (decimal) FOSC = 10.000 MHz Actual Rate (K) 0.300 1.200 2.402 9.615 19.231 58.140 113.636 % Error 0.00 0.02 0.06 0.16 0.16 0.94 -1.36 SPBRG value (decimal) FOSC = 8.000 MHz Actual Rate (K) 0.300 1.200 2.400 9.615 19.230 57.142 117.647 % Error -0.01 -0.04 -0.04 -0.16 -0.16 0.79 -2.12 SPBRG value (decimal) 0.3 1.2 2.4 9.6 19.2 57.6 115.2 33332 8332 4165 1040 520 172 86 16665 4165 2082 520 259 86 42 8332 2082 1040 259 129 42 21 6665 1665 832 207 103 34 16 SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1 BAUD RATE (K) FOSC = 4.000 MHz Actual Rate (K) 0.300 1.200 2.404 9.615 19.231 58.824 111.111 % Error 0.01 0.04 0.16 0.16 0.16 2.12 -3.55 SPBRG value (decimal) FOSC = 2.000 MHz Actual Rate (K) 0.300 1.201 2.403 9.615 19.230 55.555 -- % Error -0.04 -0.16 -0.16 -0.16 -0.16 3.55 -- SPBRG value (decimal) FOSC = 1.000 MHz Actual Rate (K) 0.300 1.201 2.403 9.615 19.230 -- -- % Error -0.04 -0.16 -0.16 -0.16 -0.16 -- -- SPBRG value (decimal) 0.3 1.2 2.4 9.6 19.2 57.6 115.2 3332 832 415 103 51 16 8 1665 415 207 51 25 8 -- 832 207 103 25 12 -- -- DS39960B-page 332 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 22.1.3 AUTO-BAUD RATE DETECT The Enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear. The automatic baud rate measurement sequence (Figure 22-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging. In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RXx signal, the RXx signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream. Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Rate Detect must receive a byte with the value, 55h (ASCII "U", which is also the LIN/J2602 bus Sync character), in order to calculate the proper bit rate. The measurement is taken over both a low and a high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRGx begins counting up, using the preselected clock source on the first rising edge of RXx. After eight bits on the RXx pin or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGHx:SPBRGx register pair. Once the 5th edge is seen (this should correspond to the Stop bit), the ABDEN bit is automatically cleared. If a rollover of the BRG occurs (an overflow from FFFFh to 0000h), the event is trapped by the ABDOVF status bit (BAUDCONx<7>). It is set in hardware by BRG rollovers and can be set or cleared by the user in software. ABD mode remains active after rollover events and the ABDEN bit remains set (Figure 22-2). While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. The BRG clock will be configured by the BRG16 and BRGH bits. The BRG16 bit must be set to use both SPBRG1 and SPBRGH1 as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGHx register. Refer to Table 22-4 for counter clock rates to the BRG. While the ABD sequence takes place, the EUSART state machine is held in Idle. The RCxIF interrupt is set once the fifth rising edge on RXx is detected. The value in the RCREGx needs to be read to clear the RCxIF interrupt. The contents of RCREGx should be discarded. Note 1: If the WUE bit is set with the ABDEN bit, Auto-Baud Rate Detection will occur on the byte following the Break character. 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature. 3: To maximize baud rate range, if that feature is used it is recommended that the BRG16 bit (BAUDCONx<3>) be set. TABLE 22-4: BRG16 0 0 1 1 BRGH 0 1 0 1 BRG COUNTER CLOCK RATES BRG Counter Clock FOSC/512 FOSC/128 FOSC/128 FOSC/32 22.1.3.1 ABD and EUSART Transmission Since the BRG clock is reversed during ABD acquisition, the EUSART transmitter cannot be used during ABD. This means that whenever the ABDEN bit is set, TXREGx cannot be written to. Users should also ensure that ABDEN does not become set during a transmit sequence. Failing to do this may result in unpredictable EUSART operation. 2010 Microchip Technology Inc. Preliminary DS39960B-page 333 PIC18F87K22 FAMILY FIGURE 22-1: BRG Value RXx Pin AUTOMATIC BAUD RATE CALCULATION XXXXh 0000h Start Edge #1 Bit 1 Bit 0 Edge #2 Bit 3 Bit 2 Edge #3 Bit 5 Bit 4 Edge #4 Bit 7 Bit 6 001Ch Edge #5 Stop Bit BRG Clock Set by User ABDEN bit RCxIF bit (Interrupt) Read RCREGx SPBRGx SPBRGHx XXXXh XXXXh 1Ch 00h Auto-Cleared Note: The ABD sequence requires the EUSART module to be configured in Asynchronous mode and WUE = 0. FIGURE 22-2: BRG Clock ABDEN bit RXx Pin ABDOVF bit BRG OVERFLOW SEQUENCE Start Bit 0 FFFFh BRG Value XXXXh 0000h 0000h DS39960B-page 334 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 22.2 EUSART Asynchronous Mode The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTAx<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip, dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator. The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH and BRG16 bits (TXSTAx<2> and BAUDCONx<3>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit. When operating in Asynchronous mode, the EUSART module consists of the following important elements: * * * * * * * Baud Rate Generator Sampling Circuit Asynchronous Transmitter Asynchronous Receiver Auto-Wake-up on Sync Break Character 12-Bit Break Character Transmit Auto-Baud Rate Detection Once the TXREGx register transfers the data to the TSR register (occurs in one TCY), the TXREGx register is empty and the TXxIF flag bit is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXxIE. TXxIF will be set regardless of the state of TXxIE; it cannot be cleared in software. TXxIF is also not cleared immediately upon loading TXREGx, but becomes valid in the second instruction cycle following the load instruction. Polling TXxIF immediately following a load of TXREGx will return invalid results. While TXxIF indicates the status of the TXREGx register; another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty. Note 1: The TSR register is not mapped in data memory, so it is not available to the user. 2: Flag bit, TXxIF, is set when enable bit, TXEN, is set. To set up an Asynchronous Transmission: 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN. If interrupts are desired, set enable bit, TXxIE. If 9-bit transmission is desired, set transmit bit, TX9. Can be used as address/data bit. Enable the transmission by setting bit, TXEN, which will also set bit, TXxIF. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D. Load data to the TXREGx register (starts transmission). If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set. 2. 3. 4. 5. 6. 7. 8. 22.2.1 EUSART ASYNCHRONOUS TRANSMITTER The EUSART transmitter block diagram is shown in Figure 22-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREGx register (if available). FIGURE 22-3: EUSART TRANSMIT BLOCK DIAGRAM Data Bus TXxIF TXxIE MSb (8) Interrupt TXEN Baud Rate CLK TRMT SPEN TSR Register TXREGx Register 8 LSb 0 Pin Buffer and Control TXx Pin BRG16 SPBRGHx SPBRGx Baud Rate Generator TX9 TX9D 2010 Microchip Technology Inc. Preliminary DS39960B-page 335 PIC18F87K22 FAMILY FIGURE 22-4: Write to TXREGx BRG Output (Shift Clock) TXx (pin) TXxIF bit (Transmit Buffer Reg. Empty Flag) ASYNCHRONOUS TRANSMISSION Word 1 Start bit 1 TCY bit 0 bit 1 Word 1 bit 7/8 Stop bit TRMT bit (Transmit Shift Reg. Empty Flag) Word 1 Transmit Shift Reg FIGURE 22-5: Write to TXREGx ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK) Word 1 Word 2 BRG Output (Shift Clock) TXx (pin) TXxIF bit (Interrupt Reg. Flag) 1 TCY 1 TCY Word 1 Transmit Shift Reg. Word 2 Transmit Shift Reg. Start bit bit 0 bit 1 Word 1 bit 7/8 Stop bit Start bit Word 2 bit 0 TRMT bit (Transmit Shift Reg. Empty Flag) Note: This timing diagram shows two consecutive transmissions. DS39960B-page 336 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 22-5: Name INTCON PIR1 PIE1 IPR1 PIR3 PIE3 IPR3 RCSTA1 TXREG1 TXSTA1 BAUDCON1 SPBRGH1 SPBRG1 RCSTA2 TXREG2 TXSTA2 BAUDCON2 SPBRGH2 SPBRG2 ODCON3 PMD0 REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION Bit 7 GIE/GIEH PSPIF PSPIE PSPIP TMR5GIF TMR5GIE TMR5GIP SPEN CSRC ABDOVF Bit 6 PEIE/GIEL ADIF ADIE ADIP -- -- -- RX9 TX9 RCIDL Bit 5 TMR0IE RC1IF RC1IE RC1IP RC2IF RC2IE RC2IP SREN TXEN RXDTP Bit 4 INT0IE TX1IF TX1IE TX1IP TX2IF TX2IE TX2IP CREN SYNC TXCKP Bit 3 RBIE SSP1IF SSP1IE SSP1IP CTMUIF CTMUIE CTMUIP ADDEN SENDB BRG16 Bit 2 TMR0IF TMR1GIF TMR1GIE TMR1GIP CCP2IF CCP2IE CCP2IP FERR BRGH -- Bit 1 INT0IF TMR2IF TMR2IE TMR2IP CCP1IF CCP1IE CCP1IP OERR TRMT WUE Bit 0 RBIF TMR1IF TMR1IE TMR1IP RTCCIF RTCCIE RTCCIP RX9D TX9D ABDEN EUSART1 Transmit Register EUSART1 Baud Rate Generator Register High Byte EUSART1 Baud Rate Generator Register SPEN CSRC ABDOVF RX9 TX9 RCIDL SREN TXEN RXDTP CREN SYNC TXCKP ADDEN SENDB BRG16 FERR BRGH -- OERR TRMT WUE RX9D TX9D ABDEN EUSART2 Transmit Register EUSART2 Baud Rate Generator Register High Byte EUSART2 Baud Rate Generator Register U2OD CCP3MD U1OD CCP2MD -- CCP1MD -- -- -- SSP2MD -- SSP1MD CTMUDS ADCMD UART2MD UART1MD Legend: -- = unimplemented locations read as `0'. Shaded cells are not used for asynchronous transmission. 2010 Microchip Technology Inc. Preliminary DS39960B-page 337 PIC18F87K22 FAMILY 22.2.2 EUSART ASYNCHRONOUS RECEIVER 22.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT The receiver block diagram is shown in Figure 22-6. The data is received on the RXx pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at FOSC. This mode would typically be used in RS-232 systems. To set up an Asynchronous Reception: Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate. 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN. 3. If interrupts are desired, set enable bit, RCxIE. 4. If 9-bit reception is desired, set bit, RX9. 5. Enable the reception by setting bit, CREN. 6. Flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCxIE, was set. 7. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception. 8. Read the 8-bit received data by reading the RCREGx register. 9. If any error occurred, clear the error by clearing enable bit, CREN. 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set. 1. This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable: Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate. 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit. 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCxIP bit. 4. Set the RX9 bit to enable 9-bit reception. 5. Set the ADDEN bit to enable address detect. 6. Enable reception by setting the CREN bit. 7. The RCxIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCxIE and GIE bits are set. 8. Read the RCSTAx register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable). 9. Read RCREGx to determine if the device is being addressed. 10. If any error occurred, clear the CREN bit. 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU. 1. FIGURE 22-6: EUSART RECEIVE BLOCK DIAGRAM CREN x64 Baud Rate CLK OERR FERR BRG16 SPBRGHx SPBRGx Baud Rate Generator 64 or 16 or 4 MSb Stop (8) 7 RSR Register 1 0 LSb Start RX9 Pin Buffer and Control RXx Data Recovery RX9D RCREGx Register FIFO SPEN 8 Interrupt RCxIF RCxIE Data Bus DS39960B-page 338 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 22-7: RXx (pin) Rcv Shift Reg Rcv Buffer Reg Read Rcv Buffer Reg RCREGx RCxIF (Interrupt Flag) OERR bit CREN Note: This timing diagram shows three words appearing on the RXx input. The RCREGx (Receive Buffer) is read after the third word, causing the OERR (Overrun) bit to be set. ASYNCHRONOUS RECEPTION Start bit bit 0 bit 1 bit 7/8 Stop bit Start bit bit 0 bit 7/8 Stop bit Start bit bit 7/8 Stop bit Word 1 RCREGx Word 2 RCREGx TABLE 22-6: Name INTCON PIR1 PIE1 IPR1 PIR3 PIE3 IPR3 RCSTA1 RCREG1 TXSTA1 BAUDCON1 SPBRGH1 SPBRG1 RCSTA2 RCREG2 TXSTA2 BAUDCON2 SPBRGH2 SPBRG2 ODCON3 PMD0 REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION Bit 7 GIE/GIEH PSPIF PSPIE PSPIP TMR5GIF TMR5GIE TMR5GIP SPEN CSRC ABDOVF Bit 6 PEIE/GIEL ADIF ADIE ADIP -- -- -- RX9 TX9 RCIDL Bit 5 TMR0IE RC1IF RC1IE RC1IP RC2IF RC2IE RC2IP SREN TXEN RXDTP Bit 4 INT0IE TX1IF TX1IE TX1IP TX2IF TX2IE TX2IP CREN SYNC TXCKP Bit 3 RBIE SSP1IF SSP1IE SSP1IP CTMUIF CTMUIE CTMUIP ADDEN SENDB BRG16 Bit 2 TMR0IF TMR1GIF TMR1GIE TMR1GIP CCP2IF CCP2IE CCP2IP FERR BRGH -- Bit 1 INT0IF TMR2IF TMR2IE TMR2IP CCP1IF CCP1IE CCP1IP OERR TRMT WUE Bit 0 RBIF TMR1IF TMR1IE TMR1IP RTCCIF RTCCIE RTCCIP RX9D TX9D ABDEN EUSART1 Receive Register EUSART1 Baud Rate Generator Register High Byte EUSART1 Baud Rate Generator Register SPEN CSRC ABDOVF RX9 TX9 RCIDL SREN TXEN RXDTP CREN SYNC TXCKP ADDEN SENDB BRG16 FERR BRGH -- OERR TRMT WUE RX9D TX9D ABDEN EUSART2 Receive Register EUSART2 Baud Rate Generator Register High Byte EUSART2 Baud Rate Generator Register U2OD CCP3MD U1OD CCP2MD -- CCP1MD -- -- -- SSP2MD -- SSP1MD CTMUDS ADCMD UART2MD UART1MD Legend: -- = unimplemented locations read as `0'. Shaded cells are not used for asynchronous reception. 2010 Microchip Technology Inc. Preliminary DS39960B-page 339 PIC18F87K22 FAMILY 22.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER 22.2.4.1 Special Considerations Using Auto-Wake-up During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RXx/DTx line while the EUSART is operating in Asynchronous mode. The auto-wake-up feature is enabled by setting the WUE bit (BAUDCONx<1>). Once set, the typical receive sequence on RXx/DTx is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RXx/DTx line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN/J2602 protocol.) Following a wake-up event, the module generates an RCxIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 22-8) and asynchronously if the device is in Sleep mode (Figure 22-9). The interrupt condition is cleared by reading the RCREGx register. The WUE bit is automatically cleared once a low-to-high transition is observed on the RXx line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over. Since auto-wake-up functions by sensing rising edge transitions on RXx/DTx, information with any state changes before the Stop bit may signal a false End-of-Character (EOC) and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all `0's. This can be 00h (8 bits) for standard RS-232 devices or 000h (12 bits) for LIN/J2602 bus. Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., HS or HSPLL mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART. DS39960B-page 340 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 22.2.4.2 Special Considerations Using the WUE Bit The timing of WUE and RCxIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared after this when a rising edge is seen on RXx/DTx. The interrupt condition is then cleared by reading the RCREGx register. Ordinarily, the data in RCREGx will be dummy data and should be discarded. The fact that the WUE bit has been cleared (or is still set), and the RCxIF flag is set, should not be used as an indicator of the integrity of the data in RCREGx. Users should consider implementing a parallel method in firmware to verify received data integrity. To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode. FIGURE 22-8: OSC1 WUE bit(1) RXx/DTx Line RCxIF AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Bit Set by User Auto-Cleared Cleared due to User Read of RCREGx Note 1: The EUSART remains in Idle while the WUE bit is set. FIGURE 22-9: OSC1 WUE bit(2) RXx/DTx Line RCxIF AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Bit Set by User Auto-Cleared Note 1 Sleep Ends Cleared due to User Read of RCREGx SLEEP Command Executed Note 1: 2: If the wake-up event requires long oscillator warm-up time, the auto-clear of the WUE bit can occur before the oscillator is ready. This sequence should not depend on the presence of Q clocks. The EUSART remains in Idle while the WUE bit is set. 2010 Microchip Technology Inc. Preliminary DS39960B-page 341 PIC18F87K22 FAMILY 22.2.5 BREAK CHARACTER SEQUENCE The EUSART module has the capability of sending the special Break character sequences that are required by the LIN/J2602 bus standard. The Break character transmit consists of a Start bit, followed by twelve `0' bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTAx<3> and TXSTAx<5>, respectively) are set while the Transmit Shift Register is loaded with data. Note that the value of data written to TXREGx will be ignored and all `0's will be transmitted. The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN/J2602 specification). Note that the data value written to the TXREGx for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence. The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 22-10 for the timing of the Break character sequence. 1. 2. 3. 4. 5. Configure the EUSART for the desired mode. Set the TXEN and SENDB bits to set up the Break character. Load the TXREGx with a dummy character to initiate transmission (the value is ignored). Write `55h' to TXREGx to load the Sync character into the transmit FIFO buffer. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode. When the TXREGx becomes empty, as indicated by the TXxIF, the next data byte can be written to TXREGx. 22.2.6 RECEIVING A BREAK CHARACTER The Enhanced USART module can receive a Break character in two ways. The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data). The second method uses the auto-wake-up feature described in Section 22.2.4 "Auto-Wake-up on Sync Break Character". By enabling this feature, the EUSART will sample the next two transitions on RXx/DTx, cause an RCxIF interrupt and receive the next data byte followed by another interrupt. Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABDEN bit once the TXxIF interrupt is observed. 22.2.5.1 Break and Sync Transmit Sequence The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN/J2602 bus master. FIGURE 22-10: Write to TXREGx BRG Output (Shift Clock) TXx (pin) SEND BREAK CHARACTER SEQUENCE Dummy Write Start Bit Bit 0 Bit 1 Break Bit 11 Stop Bit TXxIF bit (Transmit Buffer Reg. Empty Flag) TRMT bit (Transmit Shift Reg. Empty Flag) SENDB sampled here SENDB bit (Transmit Shift Reg. Empty Flag) Auto-Cleared DS39960B-page 342 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 22.3 EUSART Synchronous Master Mode Once the TXREGx register transfers the data to the TSR register (occurs in one TCY), the TXREGx is empty and the TXxIF flag bit is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXxIE. TXxIF is set regardless of the state of enable bit, TXxIE; it cannot be cleared in software. It will reset only when new data is loaded into the TXREGx register. While flag bit, TXxIF, indicates the status of the TXREGx register, another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user must poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user. To set up a Synchronous Master Transmission: 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC. If interrupts are desired, set enable bit, TXxIE. If 9-bit transmission is desired, set bit, TX9. Enable the transmission by setting bit, TXEN. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D. Start transmission by loading data to the TXREGx register. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set. The Synchronous Master mode is entered by setting the CSRC bit (TXSTAx<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit, SYNC (TXSTAx<4>). In addition, enable bit, SPEN (RCSTAx<7>), is set in order to configure the TXx and RXx pins to CKx (clock) and DTx (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CKx line. Clock polarity is selected with the TXCKP bit (BAUDCONx<4>). Setting TXCKP sets the Idle state on CKx as high, while clearing the bit sets the Idle state as low. This option is provided to support Microwire devices with this module. 22.3.1 EUSART SYNCHRONOUS MASTER TRANSMISSION 2. 3. 4. 5. 6. 7. 8. The EUSART transmitter block diagram is shown in Figure 22-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREGx (if available). FIGURE 22-11: SYNCHRONOUS TRANSMISSION Q3 Q4 Q1 Q2 Q3 Q4 Q1Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1Q2 Q3 Q4 Q1 Q2 Q3 Q4 RC7/RX1/DT1/ Pin RC6/TX1/CK1/ Pin (TXCKP = 0) RC6/TX1/CK1/ Pin (TXCKP = 1) Write to TxREG1 Reg Tx1IF bit (Interrupt Flag) TRMT bit TXEN bit `1' bit 0 bit 1 bit 2 bit 7 bit 0 bit 1 bit 7 Word 1 Word 2 Write Word 1 Write Word 2 `1' Note: Sync Master mode, SPBRGx = 0, continuous transmission of two 8-bit words. This example is equally applicable to EUSART2 (RG1/TX2/CK2/AN19/C3OUT and RG2/RX2/DT2/AN18/C3INA). 2010 Microchip Technology Inc. Preliminary DS39960B-page 343 PIC18F87K22 FAMILY FIGURE 22-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN) bit 0 bit 1 bit 2 bit 6 bit 7 RC7/RX1/DT1 Pin RC6/TX1/CK1 Pin Write to TXREG1 reg TX1IF bit TRMT bit TXEN bit Note: This example is equally applicable to EUSART2 (RG1/TX2/CK2/AN19/C3OUT and RG2/RX2/DT2/AN18/C3INA). TABLE 22-7: Name INTCON PIR1 PIE1 IPR1 PIR3 PIE3 IPR3 RCSTA1 TXREG1 TXSTA1 BAUDCON1 SPBRGH1 SPBRG1 RCSTA2 TXREG2 TXSTA2 BAUDCON2 SPBRGH2 SPBRG2 ODCON3 PMD0 REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION Bit 7 GIE/GIEH PSPIF PSPIE PSPIP TMR5GIF TMR5GIE TMR5GIP SPEN CSRC ABDOVF Bit 6 PEIE/GIEL ADIF ADIE ADIP -- -- -- RX9 TX9 RCIDL Bit 5 TMR0IE RC1IF RC1IE RC1IP RC2IF RC2IE RC2IP SREN TXEN RXDTP Bit 4 INT0IE TX1IF TX1IE TX1IP TX2IF TX2IE TX2IP CREN SYNC TXCKP Bit 3 RBIE SSP1IF SSP1IE SSP1IP CTMUIF CTMUIE CTMUIP ADDEN SENDB BRG16 Bit 2 TMR0IF TMR1GIF TMR1GIE TMR1GIP CCP2IF CCP2IE CCP2IP FERR BRGH -- Bit 1 INT0IF TMR2IF TMR2IE TMR2IP CCP1IF CCP1IE CCP1IP OERR TRMT WUE Bit 0 RBIF TMR1IF TMR1IE TMR1IP RTCCIF RTCCIE RTCCIP RX9D TX9D ABDEN EUSART1 Transmit Register EUSART1 Baud Rate Generator Register High Byte EUSART1 Baud Rate Generator Register SPEN CSRC ABDOVF RX9 TX9 RCIDL SREN TXEN RXDTP CREN SYNC TXCKP ADDEN SENDB BRG16 FERR BRGH -- OERR TRMT WUE RX9D TX9D ABDEN EUSART2 Transmit Register EUSART2 Baud Rate Generator Register High Byte EUSART2 Baud Rate Generator Register U2OD CCP3MD U1OD CCP2MD -- CCP1MD -- -- -- SSP2MD -- SSP1MD CTMUDS ADCMD UART2MD UART1MD Legend: -- = unimplemented, read as `0'. Shaded cells are not used for synchronous master transmission. DS39960B-page 344 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 22.3.2 EUSART SYNCHRONOUS MASTER RECEPTION Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTAx<5>) or the Continuous Receive Enable bit, CREN (RCSTAx<4>). Data is sampled on the RXx pin on the falling edge of the clock. If enable bit, SREN, is set, only a single word is received. If enable bit, CREN, is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence. To set up a Synchronous Master Reception: 1. 2. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC. Ensure bits, CREN and SREN, are clear. If interrupts are desired, set enable bit, RCxIE. If 9-bit reception is desired, set bit, RX9. If a single reception is required, set bit, SREN. For continuous reception, set bit, CREN. 7. Interrupt flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCxIE, was set. 8. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception. 9. Read the 8-bit received data by reading the RCREGx register. 10. If any error occurred, clear the error by clearing bit CREN. 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set. 3. 4. 5. 6. FIGURE 22-13: RC7/RX1/DT1 Pin RC6/TX1/CK1 Pin (TXCKP = 0) RC6/TX1/CK1 Pin (TXCKP = 1) Write to bit, SREN SREN bit CREN bit `0' RC1IF bit (Interrupt) Read RCREG1 Note: SYNCHRONOUS RECEPTION (MASTER MODE, SREN) Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 `0' Timing diagram demonstrates Sync Master mode with bit, SREN = 1, and bit, BRGH = 0. This example is equally applicable to EUSART2 (RG1/TX2/CK2/AN19/C3OUT and RG2/RX2/DT2/AN18/C3INA). 2010 Microchip Technology Inc. Preliminary DS39960B-page 345 PIC18F87K22 FAMILY TABLE 22-8: Name INTCON PIR1 PIE1 IPR1 PIR3 PIE3 IPR3 RCSTA1 RCREG1 TXSTA1 BAUDCON1 SPBRGH1 SPBRG1 RCSTA2 RCREG2 TXSTA2 BAUDCON2 SPBRGH2 SPBRG2 ODCON3 PMD0 REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION Bit 7 GIE/GIEH PSPIF PSPIE PSPIP TMR5GIF TMR5GIE TMR5GIP SPEN CSRC ABDOVF Bit 6 PEIE/GIEL ADIF ADIE ADIP -- -- -- RX9 TX9 RCIDL Bit 5 TMR0IE RC1IF RC1IE RC1IP RC2IF RC2IE RC2IP SREN TXEN RXDTP Bit 4 INT0IE TX1IF TX1IE TX1IP TX2IF TX2IE TX2IP CREN SYNC TXCKP Bit 3 RBIE SSP1IF SSP1IE SSP1IP CTMUIF CTMUIE CTMUIP ADDEN SENDB BRG16 Bit 2 TMR0IF TMR1GIF TMR1GIE TMR1GIP CCP2IF CCP2IE CCP2IP FERR BRGH -- Bit 1 INT0IF TMR2IF TMR2IE TMR2IP CCP1IF CCP1IE CCP1IP OERR TRMT WUE Bit 0 RBIF TMR1IF TMR1IE TMR1IP RTCCIF RTCCIE RTCCIP RX9D TX9D ABDEN EUSART1 Receive Register EUSART1 Baud Rate Generator Register High Byte EUSART1 Baud Rate Generator Register SPEN CSRC ABDOVF RX9 TX9 RCIDL SREN TXEN RXDTP CREN SYNC TXCKP ADDEN SENDB BRG16 FERR BRGH -- OERR TRMT WUE RX9D TX9D ABDEN EUSART2 Receive Register EUSART2 Baud Rate Generator Register High Byte EUSART2 Baud Rate Generator Register U2OD CCP3MD U1OD CCP2MD -- -- -- -- SSP2MD -- SSP1MD CTMUDS ADCMD CCP1MD UART2MD UART1MD Legend: -- = unimplemented, read as `0'. Shaded cells are not used for synchronous master reception. DS39960B-page 346 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 22.4 EUSART Synchronous Slave Mode e) If enable bit, TXxIE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector. Enable the synchronous slave serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC. Clear bits, CREN and SREN. If interrupts are desired, set enable bit, TXxIE. If 9-bit transmission is desired, set bit, TX9. Enable the transmission by setting enable bit, TXEN. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D. Start transmission by loading data to the TXREGx register. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set. Synchronous Slave mode is entered by clearing bit, CSRC (TXSTAx<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CKx pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode. To set up a Synchronous Slave Transmission: 1. 22.4.1 EUSART SYNCHRONOUS SLAVE TRANSMISSION The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep mode. If two words are written to the TXREGx and then the SLEEP instruction is executed, the following will occur: a) b) c) d) The first word will immediately transfer to the TSR register and transmit. The second word will remain in the TXREGx register. Flag bit, TXxIF, will not be set. When the first word has been shifted out of TSR, the TXREGx register will transfer the second word to the TSR and flag bit, TXxIF, will now be set. 2. 3. 4. 5. 6. 7. 8. TABLE 22-9: Name INTCON PIR1 PIE1 IPR1 PIR3 PIE3 IPR3 RCSTA1 TXREG1 TXSTA1 BAUDCON1 SPBRGH1 SPBRG1 RCSTA2 TXREG2 TXSTA2 BAUDCON2 SPBRGH2 SPBRG2 ODCON3 PMD0 REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION Bit 7 GIE/GIEH PSPIF PSPIE PSPIP TMR5GIF TMR5GIE TMR5GIP SPEN CSRC ABDOVF Bit 6 PEIE/GIEL ADIF ADIE ADIP -- -- -- RX9 TX9 RCIDL Bit 5 TMR0IE RC1IF RC1IE RC1IP RC2IF RC2IE RC2IP SREN TXEN RXDTP Bit 4 INT0IE TX1IF TX1IE TX1IP TX2IF TX2IE TX2IP CREN SYNC TXCKP Bit 3 RBIE SSP1IF SSP1IE SSP1IP CTMUIF CTMUIE CTMUIP ADDEN SENDB BRG16 Bit 2 TMR0IF TMR1GIF TMR1GIE TMR1GIP CCP2IF CCP2IE CCP2IP FERR BRGH -- Bit 1 INT0IF TMR2IF TMR2IE TMR2IP CCP1IF CCP1IE CCP1IP OERR TRMT WUE Bit 0 RBIF TMR1IF TMR1IE TMR1IP RTCCIF RTCCIE RTCCIP RX9D TX9D ABDEN EUSART1 Transmit Register EUSART1 Baud Rate Generator Register High Byte EUSART1 Baud Rate Generator Register SPEN CSRC ABDOVF RX9 TX9 RCIDL SREN TXEN RXDTP CREN SYNC TXCKP ADDEN SENDB BRG16 FERR BRGH -- OERR TRMT WUE RX9D TX9D ABDEN EUSART2 Transmit Register EUSART2 Baud Rate Generator Register High Byte EUSART2 Baud Rate Generator Register U2OD CCP3MD U1OD CCP2MD -- -- -- -- SSP2MD -- SSP1MD CTMUDS ADCMD CCP1MD UART2MD UART1MD Legend: -- = unimplemented, read as `0'. Shaded cells are not used for synchronous slave transmission. 2010 Microchip Technology Inc. Preliminary DS39960B-page 347 PIC18F87K22 FAMILY 22.4.2 EUSART SYNCHRONOUS SLAVE RECEPTION To set up a Synchronous Slave Reception: 1. Enable the synchronous master serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC. If interrupts are desired, set enable bit, RCxIE. If 9-bit reception is desired, set bit, RX9. To enable reception, set enable bit, CREN. Flag bit, RCxIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCxIE, was set. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception. Read the 8-bit received data by reading the RCREGx register. If any error occurred, clear the error by clearing bit, CREN. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set. The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep, or any Idle mode and bit, SREN, which is a "don't care" in Slave mode. If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREGx register. If the RCxIE enable bit is set, the interrupt generated will wake the chip from the low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. 2. 3. 4. 5. 6. 7. 8. 9. TABLE 22-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION Name INTCON PIR1 PIE1 IPR1 PIR3 PIE3 IPR3 RCSTA1 RCREG1 TXSTA1 BAUDCON1 SPBRGH1 SPBRG1 RCSTA2 RCREG2 TXSTA2 BAUDCON2 SPBRGH2 SPBRG2 ODCON3 PMD0 Bit 7 GIE/GIEH PSPIF PSPIE PSPIP TMR5GIF TMR5GIE TMR5GIP SPEN CSRC ABDOVF Bit 6 PEIE/GIEL ADIF ADIE ADIP -- -- -- RX9 TX9 RCIDL Bit 5 TMR0IE RC1IF RC1IE RC1IP RC2IF RC2IE RC2IP SREN TXEN RXDTP Bit 4 INT0IE TX1IF TX1IE TX1IP TX2IF TX2IE TX2IP CREN SYNC TXCKP Bit 3 RBIE SSP1IF SSP1IE SSP1IP CTMUIF CTMUIE CTMUIP ADDEN SENDB BRG16 Bit 2 TMR0IF TMR1GIF TMR1GIE TMR1GIP CCP2IF CCP2IE CCP2IP FERR BRGH -- Bit 1 INT0IF TMR2IF TMR2IE TMR2IP CCP1IF CCP1IE CCP1IP OERR TRMT WUE Bit 0 RBIF TMR1IF TMR1IE TMR1IP RTCCIF RTCCIE RTCCIP RX9D TX9D ABDEN EUSART1 Receive Register EUSART1 Baud Rate Generator Register High Byte EUSART1 Baud Rate Generator Register SPEN CSRC ABDOVF RX9 TX9 RCIDL SREN TXEN RXDTP CREN SYNC TXCKP ADDEN SENDB BRG16 FERR BRGH -- OERR TRMT WUE RX9D TX9D ABDEN EUSART2 Receive Register EUSART2 Baud Rate Generator Register High Byte EUSART2 Baud Rate Generator Register U2OD CCP3MD U1OD CCP2MD -- CCP1MD -- -- -- SSP2MD -- SSP1MD CTMUDS ADCMD UART2MD UART1MD Legend: -- = unimplemented, read as `0'. Shaded cells are not used for synchronous slave reception. DS39960B-page 348 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 23.0 12-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE 23.1 Differential A/D Converter The converter in PIC18F87K22 family devices is implemented as a differential A/D where the differential voltage between two channels is measured and converted to digital values (see Figure 23-1). The converter also can be configured to measure a voltage from a single input by clearing the CHSN bits (ADCON1<2:0>). With this configuration, the negative channel input is connected internally to AVSS (see Figure 23-2). The Analog-to-Digital (A/D) Converter module in the PIC18F87K22 family of devices has 16 inputs for the 64-pin devices and 24 inputs for the 80-pin devices. This module allows conversion of an analog input signal to a corresponding 12-bit digital number. The module has these registers: * * * * * * * * A/D Control Register 0 (ADCON0) A/D Control Register 1 (ADCON1) A/D Control Register 2 (ADCON2) A/D Port Configuration Register 0 (ANCON0) A/D Port Configuration Register 1 (ANCON1) A/D Port Configuration Register 2 (ANCON2) ADRESH (the upper, A/D Results register) ADRESL (the lower, A/D Results register) FIGURE 23-1: DIFFERENTIAL CHANNEL MEASUREMENT Positive input CHS<4:0> Negative input CHSN<2:0> + - ADC The ADCON0 register, shown in Register 23-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 23-2, configures the voltage reference and special trigger selection. The ADCON2 register, shown in Register 23-3, configures the A/D clock source and programmed acquisition time and justification. Differential conversion feeds the two input channels to a unity gain differential amplifier. The positive channel input is selected using the CHS bits (ADCON0<6:2>) and the negative channel input is selected using the CHSN bits (ADCON1<2:0>). The output from the amplifier is fed to the A/D Converter, as shown in Figure 23-1. The 12-bit result is available on the ADRESH and ADRESL registers. An additional bit indicates if the 12-bit result is a positive or negative value. FIGURE 23-2: SINGLE CHANNEL MEASUREMENT Positive input CHS<4:0> CHSN<2:0> = 000 + - ADC AVSS In the single-channel measurement mode, the negative input is connected to AVSS by clearing the CHSN bits (ADCON1<2:0>). 2010 Microchip Technology Inc. Preliminary DS39960B-page 349 PIC18F87K22 FAMILY 23.2 23.2.1 A/D Registers A/D CONTROL REGISTERS ADCON0: A/D CONTROL REGISTER 0 R/W-0 CHS3 R/W-0 CHS2 R/W-0 CHS1 R/W-0 CHS0 R/W-0 GO/DONE R/W-0 ADON bit 0 REGISTER 23-1: U-0 -- bit 7 Legend: R = Readable bit -n = Value at POR bit 7 bit 6-2 R/W-0 CHS4 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown Unimplemented: Read as `0' CHS<4:0>: Analog Channel Select bits 00000 = Channel 00 (AN0) 00001 = Channel 01 (AN1) 00010 = Channel 02 (AN2) 00011 = Channel 03 (AN3) 00100 = Channel 04 (AN4) 00101 = Channel 05 (AN5) 00110 = Channel 06 (AN6) 00111 = Channel 07 (AN7) 01000 = Channel 08 (AN8) 01001 = Channel 09 (AN9) 01010 = Channel 10 (AN10) 01011 = Channel 11 (AN11) 01100 = Channel 12 (AN12)(1,2) 01101 = Channel 13 (AN13)(1,2) 01110 = Channel 14 (AN14)(1,2) 01111 = Channel 15 (AN15)(1,2) 10000 = Channel 16 (AN16) 10001 = Channel 17 (AN17) 10010 = Channel 18 (AN18) 10011 = Channel 19 (AN19) 10100 = Channel 20 (AN20)(1,2) 10101 = Channel 21 (AN21)(1,2) 10110 = Channel 22 (AN22)(1,2) 10111 = Channel 23 (AN23)(1,2) 11000 = (Reserved)(2) 11001 = (Reserved)(2) 11010 = (Reserved)(2) 11011 = (Reserved)(2) 11100 = Channel 28 (Reserved CTMU) 11101 = Channel 29 (Internal temperature diode) 11110 = Channel 30 (VDDCORE) 11111 = Channel 31 (v1.024V band gap) bit 1 GO/DONE: A/D Conversion Status bit 1 = A/D (or calibration) cycle in progress. Setting this bit starts an A/D conversion cycle. The bit is cleared automatically by hardware when the A/D conversion is completed. 0 = A/D conversion completed or not in progress ADON: A/D On bit 1 = A/D Converter is operating 0 = A/D conversion module is shut off and consuming no operating current These channels are not implemented on 64-pin devices. Performing a conversion on unimplemented channels will return random values. bit 0 Note 1: 2: DS39960B-page 350 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 23-2: R/W-0 TRIGSEL1 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-6 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown ADCON1: A/D CONTROL REGISTER 1 R/W-0 VCFG1 R/W-0 VCFG0 R/W-0 VNCFG R/W-0 CHSN2 R/W-0 CHSN1 R/W-0 CHSN0 bit 0 R/W-0 TRIGSEL0 TRIGSEL<1:0>: Special Trigger Select bits 11 = Selects the special trigger from the RTCC 10 = Selects the special trigger from the Timer1 01 = Selects the special trigger from the CTMU 00 = Selects the special trigger from the ECCP2 VCFG<1:0>: A/D VREF+ Configuration bits 11 = Internal VREF+ (4.096V) 10 = Internal VREF+ (2.048V) 01 = External VREF+ 00 = AVDD VNCFG: A/D VREF- Configuration bit 1 = External VREF 0 = AVSS CHSN<2:0>: Analog Negative Channel Select bits 111 = Channel 07 (AN6) 110 = Channel 06 (AN5) 101 = Channel 05 (AN4) 100 = Channel 04 (AN3) 011 = Channel 03 (AN2) 010 = Channel 02 (AN1) 001 = Channel 01 (AN0) 000 = Channel 00 (AVSS) bit 5-4 bit 3 bit 2-0 2010 Microchip Technology Inc. Preliminary DS39960B-page 351 PIC18F87K22 FAMILY REGISTER 23-3: R/W-0 ADFM bit 7 Legend: R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown ADCON2: A/D CONTROL REGISTER 2 U-0 -- R/W-0 ACQT2 R/W-0 ACQT1 R/W-0 ACQT0 R/W-0 ADCS2 R/W-0 ADCS1 R/W-0 ADCS0 bit 0 ADFM: A/D Result Format Select bit 1 = Right justified 0 = Left justified Unimplemented: Read as `0' ACQT<2:0>: A/D Acquisition Time Select bits 111 = 20 TAD 110 = 16 TAD 101 = 12 TAD 100 = 8 TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD 000 = 0 TAD(1) ADCS<2:0>: A/D Conversion Clock Select bits 111 = FRC (clock derived from A/D RC oscillator)(1) 110 = FOSC/64 101 = FOSC/16 100 = FOSC/4 011 = FRC (clock derived from A/D RC oscillator)(1) 010 = FOSC/32 001 = FOSC/8 000 = FOSC/2 If the A/D FRC clock source is selected, a delay of one TCY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion. bit 6 bit 5-3 bit 2-0 Note 1: DS39960B-page 352 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 23.2.2 A/D RESULT REGISTERS The ADRESH:ADRESL register pair is where the 12-bit A/D result and extended sign bits (ADSGN) are loaded at the completion of a conversion. This register pair is 16 bits wide. The A/D module gives the flexibility of left or right justifying the 12-bit result in the 16-bit result register. The A/D Format Select bit (ADFM) controls this justification. Figure 23-3 shows the operation of the A/D result justification and location of the extended sign bits (ADSGN). The extended sign bits allow for easier 16-bit math to be performed on the result. When the A/D Converter is disabled, these 8-bit registers can be used as two, general purpose registers. FIGURE 23-3: A/D RESULT JUSTIFICATION Left Justified ADFM = 0 12-Bit Result Right Justified ADFM = 1 ADRESH ADRESL ADRESH ADRESL Result bits ADSGN bit REGISTER 23-4: R/W-x ADRES11 bit 7 Legend: R = Readable bit -n = Value at POR bit 7-0 ADRESH: A/D RESULT HIGH BYTE REGISTER, LEFT JUSTIFIED (ADFM = 0) R/W-x R/W-x ADRES9 R/W-x ADRES8 R/W-x ADRES7 R/W-x ADRES6 R/W-x ADRES5 R/W-x ADRES4 ADRES10 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown ADRES<11:4>: A/D Result High Byte bits 2010 Microchip Technology Inc. Preliminary DS39960B-page 353 PIC18F87K22 FAMILY REGISTER 23-5: R/W-x ADRES3 bit 7 Legend: ADRESL: A/D RESULT HIGH BYTE REGISTER, LEFT JUSTIFIED (ADFM = 0) R/W-x R/W-x ADRES1 R/W-x ADRES0 R/W-x ADSGN R/W-x ADSGN R/W-x ADSGN R/W-x ADSGN ADRES2 R = Readable bit -n = Value at POR bit 7-4 bit 3-0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown ADRES<3:0>: A/D Result Low Byte bits ADSGN: A/D Result Sign bit 1 = A/D result is negative 0 = A/D result is positive REGISTER 23-6: R/W-x ADSGN bit 7 Legend: ADRESH: A/D RESULT HIGH BYTE REGISTER, RIGHT JUSTIFIED (ADFM = 1) R/W-x R/W-x ADSGN R/W-x ADSGN R/W-x ADRES11 R/W-x ADRES10 R/W-x ADRES9 R/W-x ADRES8 ADSGN R = Readable bit -n = Value at POR bit 7-4 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown ADSGN: A/D Result Sign bit 1 = A/D result is negative 0 = A/D result is positive ADRESH<11:8>: A/D Result High Byte bits bit 3-0 REGISTER 23-7: R/W-x ADRES7 bit 7 Legend: ADRESL: A/D RESULT LOW BYTE REGISTER, RIGHT JUSTIFIED (ADFM = 1) R/W-x R/W-x ADRES5 R/W-x ADRES4 R/W-x ADRES3 R/W-x ADRES2 R/W-x ADRES1 R/W-x ADRES0 ADRES6 R = Readable bit -n = Value at POR bit 7-0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown ADRES<7:0>: A/D Result Low Byte bits DS39960B-page 354 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY The ANCONx registers are used to configure the operation of the I/O pin associated with each analog channel. Clearing an ANSELx bit configures the corresponding pin (ANx) to operate as a digital only I/O. Setting a bit configures the pin to operate as an analog input for either the A/D Converter or the comparator module, with all digital peripherals disabled and digital inputs read as `0'. As a rule, I/O pins that are multiplexed with analog inputs default to analog operation on any device Reset. REGISTER 23-8: R/W-1 ANSEL7 bit 7 Legend: ANCON0: A/D PORT CONFIGURATION REGISTER 0 R/W-1 ANSEL5 R/W-1 ANSEL4 R/W-1 ANSEL3 R/W-1 ANSEL2 R/W-1 ANSEL1 R/W-1 ANSEL0 bit 0 R/W-1 ANSEL6 R = Readable bit -n = Value at POR bit 7-0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown ANSEL<7:0>: Analog Port Configuration bits (AN7 and AN0) 1 = Pin configured as an analog channel; digital input is disabled and any inputs read as `0' 0 = Pin configured as a digital port REGISTER 23-9: R/W-1 ANSEL15(1) bit 7 Legend: ANCON1: A/D PORT CONFIGURATION REGISTER 1 R/W-1 ANSEL13(1) R/W-1 ANSEL12(1) R/W-1 ANSEL11 R/W-1 ANSEL10 R/W-1 ANSEL9 R/W-1 ANSEL8 bit 0 R/W-1 ANSEL14(1) R = Readable bit -n = Value at POR bit 7-0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown ANSEL<15:8>: Analog Port Configuration bits (AN15 through AN8) 1 = Pin configured as an analog channel, digital input is disabled and any inputs read as `0' 0 = Pin configured as a digital port Note 1: AN15 through AN12 and AN20 to AN23 are implemented only on 80-pin devices. For 64-pin devices, the corresponding ANSELx bits are still implemented for these channels, but have no effect. 2010 Microchip Technology Inc. Preliminary DS39960B-page 355 PIC18F87K22 FAMILY REGISTER 23-10: ANCON2: A/D PORT CONFIGURATION REGISTER 2 R/W-1 ANSEL23(1) bit 7 Legend: R/W-1 ANSEL22(1) R/W-1 ANSEL21(1) R/W-1 ANSEL20(1) R/W-1 ANSEL19 R/W-1 ANSEL18 R/W-1 ANSEL17 R/W-1 ANSEL16 bit 0 R = Readable bit -n = Value at POR bit 7-0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown ANSEL<23:16>: Analog Port Configuration bits (AN23 through AN16) 1 = Pin configured as an analog channel; digital input is disabled and any inputs read as `0' 0 = Pin configured as a digital port Note 1: AN15 through AN12 and AN 20 through AN23 are implemented only on 80-pin devices. For 64-pin devices, the corresponding ANSELx bits are still implemented for these channels, but have no effect. Each port pin associated with the A/D Converter can be configured as an analog input or a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0<1>) is cleared and the A/D Interrupt Flag bit, ADIF (PIR1<6>), is set. A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted. The value in the ADRESH:ADRESL register pair is not modified for a Power-on Reset. These registers will contain unknown data after a Power-on Reset. The block diagram of the A/D module is shown in Figure 23-4. The analog reference voltage is software-selectable to either the device's positive and negative supply voltage (AVDD and AVSS) or the voltage level on the RA3/AN3/VREF+ and RA2/AN2/VREF- pins. VREF+ has two additional internal voltage reference selections: 2.048V and 4.096V. The A/D Converter can uniquely operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator. The output of the sample and hold is the input into the converter, which generates the result via successive approximation. DS39960B-page 356 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 23-4: A/D BLOCK DIAGRAM CHS<4:0> 11111 11110 11101 11100 11011 11010 11001 11000 10111 12-Bit A/D Converter 10110 1.024V Band Gap VDDCORE Reserved Temperature Diode Reserved CTMU (Unimplemented) (Unimplemented) (Unimplemented) (Unimplemented) AN23(1) AN22(1) 00100 00011 00010 00001 00000 AN4 AN3 AN2 AN1 AN0 Positive Input Voltage Negative Input Voltage Reference Voltage CHSN<2:0> 111 110 AN6 AN5 VCFG<1:0> 11 Internal VREF+ (4.096V) Internal VREF+ (2.048V) AN3 VDD 001 000 AN0 AVSS VREF+ 10 01 VREFVNCFG AN2 VSS(2) 00 Note 1: Channels, AN15 through AN12, and AN20 through AN23, are not available on 64-pin devices. 2: I/O pins have diode protection to VDD and VSS. 2010 Microchip Technology Inc. Preliminary DS39960B-page 357 PIC18F87K22 FAMILY After the A/D module has been configured as desired, the selected channel must be acquired before the conversion can start. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 23.3 "A/D Acquisition Requirements". After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion. To do an A/D conversion, follow these steps: 1. Configure the A/D module: * Configure the required ADC pins as analog pins (ANCON0, ANCON1 and ANCON2) * Set the voltage reference (ADCON1) * Select the A/D positive and negative input channels (ADCON0 and ADCON1) * Select the A/D acquisition time (ADCON2) * Select the A/D conversion clock (ADCON2) * Turn on the A/D module (ADCON0) 2. Configure the A/D interrupt (if desired): * Clear the ADIF bit (PIR1<6>) * Set the ADIE bit (PIE1<6>) * Set the GIE bit (INTCON<7>) Wait the required acquisition time (if required). Start the conversion: * Set the GO/DONE bit (ADCON0<1>) Wait for A/D conversion to complete, by either: * Polling for the GO/DONE bit to be cleared OR 6. 7. * Waiting for the A/D interrupt Read A/D Result registers (ADRESH:ADRESL) and, if required, clear bit, ADIF. For the next conversion, begin with step 1 or 2, as required. The A/D conversion time per bit is defined as TAD. Before the next acquisition starts, a minimum Wait of 2 TAD is required. 3. 4. 5. FIGURE 23-5: ANALOG INPUT MODEL VDD VT = 0.6V RIC 1k Sampling Switch SS RSS RS ANx VAIN CPIN 5 pF VT = 0.6V ILEAKAGE 100 nA CHOLD = 25 pF VSS Legend: CPIN = Input Capacitance VT = Threshold Voltage ILEAKAGE = Leakage Current at the pin due to various junctions RIC = Interconnect Resistance SS = Sampling Switch CHOLD = Sample/Hold Capacitance (from DAC) RSS = Sampling Switch Resistance VDD 1 2 3 4 Sampling Switch (k) DS39960B-page 358 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 23.3 A/D Acquisition Requirements For the A/D Converter to meet its specified accuracy, the Charge Holding (CHOLD) capacitor must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 23-5. The source impedance (RS) and the internal sampling switch (RSS) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (RSS) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k. After the analog input channel is selected or changed, the channel must be sampled for at least the minimum acquisition time before starting a conversion. Note: To calculate the minimum acquisition time, Equation 23-1 can be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution. Equation 23-3 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions: * * * * * CHOLD Rs Conversion Error VDD Temperature = = = = 25 pF 2.5 k 1/2 LSb 3V Rss = 2 k 85C (system max.) When the conversion is started, the holding capacitor is disconnected from the input pin. EQUATION 23-1: TACQ = = ACQUISITION TIME Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient TAMP + TC + TCOFF EQUATION 23-2: VHOLD or TC = = A/D MINIMUM CHARGING TIME (VREF - (VREF/2048)) * (1 - e(-TC/CHOLD(RIC + RSS + RS))) -(CHOLD)(RIC + RSS + RS) ln(1/2048) EQUATION 23-3: TACQ TAMP TCOFF = = = 0.2 s CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME TAMP + TC + TCOFF (Temp - 25C)(0.02 s/C) (85C - 25C)(0.02 s/C) 1.2 s -(CHOLD)(RIC + RSS + RS) ln(1/2048) s -(25 pF) (1 k + 2 k + 2.5 k) ln(0.0004883) s 1.05 s 0.2 s + 1.05 s + 1.2 s 2.45 s Temperature coefficient is only required for temperatures > 25C. Below 25C, TCOFF = 0 ms. TC = TACQ = 2010 Microchip Technology Inc. Preliminary DS39960B-page 359 PIC18F87K22 FAMILY 23.4 Selecting and Configuring Automatic Acquisition Time TABLE 23-1: TAD vs. DEVICE OPERATING FREQUENCIES Maximum Device Frequency AD Clock Source (TAD) Operation ADCS<2:0> 000 100 001 101 010 110 x11 The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set. When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT<2:0> bits (ADCON2<5:3>) remain in their Reset state (`000'), which is compatible with devices that do not offer programmable acquisition times. If desired, the ACQTx bits can be set to select a programmable acquisition time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit. In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun. 2 TOSC 4 TOSC 8 TOSC 16 TOSC 32 TOSC 64 TOSC RC(2) Note 1: 2: 2.86 MHz 5.71 MHz 11.43 MHz 22.86 MHz 40.00 MHz 40.00 MHz 1.00 MHz(1) The RC source has a typical TAD time of 4 s. For device frequencies above 1 MHz, the device must be in Sleep mode for the entire conversion or the A/D accuracy may be out of specification. 23.6 Configuring Analog Port Pins The ANCON0, ANCON1, ANCON2, TRISA, TRISF, TRISG and TRISH registers control the operation of the A/D port pins. The port pins needed as analog inputs must have their corresponding TRISx bits set (input). If the TRISx bit is cleared (output), the digital output level (VOH or VOL) will be converted. The A/D operation is independent of the state of the CHS<3:0> bits and the TRISx bits. Note 1: When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will be accurately converted. 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits. 23.5 Selecting the A/D Conversion Clock The A/D conversion time per bit is defined as TAD. The A/D conversion requires 14 TAD per 12-bit conversion. The source of the A/D conversion clock is software-selectable. The possible options for TAD are: * * * * * * * 2 TOSC 4 TOSC 8 TOSC 16 TOSC 32 TOSC 64 TOSC Using the internal RC Oscillator For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible but greater than the minimum TAD. (For more information, see parameter 130 in Table 31-27.) Table 23-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected. DS39960B-page 360 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 23.7 A/D Conversions Figure 23-6 shows the operation of the A/D Converter after the GO/DONE bit has been set and the ACQT<2:0> bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins. Figure 23-7 shows the operation of the A/D Converter after the GO/DONE bit has been set, the ACQT<2:0> bits set to `010' and a 4 TAD acquisition time selected. Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is completed or aborted, a 2 TAD Wait is required before the next acquisition can be started. After this Wait, acquisition on the selected channel is automatically started. Note: The GO/DONE bit should NOT be set in the same instruction that turns on the A/D. FIGURE 23-6: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0) TCY - TAD TAD1 TAD2 TAD3 TAD4 TAD5 TAD6 TAD7 TAD8 TAD9 TAD10 TAD11 TAD12 TAD13 b1 b0 b6 b3 b2 b8 b9 b4 b5 b11 b10 b7 Conversion starts Holding capacitor is disconnected from analog input (typically 100 ns) Set GO/DONE bit Next Q4: ADRESH:ADRESL is loaded, GO/DONE bit is cleared, ADIF bit is set, holding capacitor is connected to analog input. FIGURE 23-7: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD) TACQT Cycles 1 2 3 4 1 2 b11 3 b10 4 b9 TAD Cycles 5 b8 6 b7 7 b6 8 b5 9 b4 10 b3 11 b2 12 b1 13 b0 Automatic Acquisition Time Conversion starts (Holding capacitor is disconnected) Set GO/DONE bit (Holding capacitor continues acquiring input) Next Q4: ADRESH:ADRESL is loaded, GO/DONE bit is cleared, ADIF bit is set, holding capacitor is reconnected to analog input. 2010 Microchip Technology Inc. Preliminary DS39960B-page 361 PIC18F87K22 FAMILY 23.8 Use of the Special Event Triggers 23.9 A/D conversion can be started by the Special Event Trigger of any of these modules: * ECCP2 - Requires CCP2M<3:0> bits (CCP2CON<3:0>) set at `1011'() * CTMU - Requires the setting of the CTTRIG bit (CTMUCONH<0>) * Timer1 * RTCC To start an A/D conversion: * The A/D module must be enabled (ADON = 1) * The appropriate analog input channel selected * The minimum acquisition period set one of these ways: - Timing provided by the user - Selection made of an appropriate TACQ time With these conditions met, the trigger sets the GO/DONE bit and the A/D acquisition starts. If the A/D module is not enabled (ADON = 0), the module ignores the Special Event Trigger. Note: Operation in Power-Managed Modes The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode. If the A/D is expected to operate while the device is in a power-managed mode, the ACQT<2:0> and ADCS<2:0> bits in ADCON2 should be updated in accordance with the power-managed mode clock that will be used. After the power-managed mode is entered (either of the power-managed Run modes), an A/D acquisition or conversion may be started. Once an acquisition or conversion is started, the device should continue to be clocked by the same power-managed mode clock source until the conversion has been completed. If desired, the device may be placed into the corresponding power-managed Idle mode during the conversion. If the power-managed mode clock frequency is less than 1 MHz, the A/D RC clock source should be selected. Operation in Sleep mode requires that the A/D RC clock be selected. If bits ACQT<2:0> are set to `000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry into Sleep mode. The IDLEN and SCS<1:0> bits in the OSCCON register must have already been cleared prior to starting the conversion. With an ECCP2 trigger, Timer1 or Timer 3 is cleared. The timers reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH:ADRESL to the desired location). If the A/D module is not enabled, the Special Event Trigger is ignored by the module, but the timer's counter resets. DS39960B-page 362 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 23-2: Name REGISTERS ASSOCIATED WITH A/D MODULE Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 INTCON PIR1 PIE1 IPR1 PIR3 PIE3 IPR3 ADRESH ADRESL ADCON0 ADCON1 ADCON2 ANCON0 ANCON1 ANCON2 CCP2CON PORTA TRISA PORTF TRISF PORTG TRISG PORTH(1) TRISH(1) PMD0 GIE/GIEH PSPIF PSPIE PSPIP TMR5GIF TMR5GIE TMR5GIP PEIE/GIEL ADIF ADIE ADIP -- -- -- TMR0IE RC1IF RC1IE RC1IP RC2IF RC2IE RC2IP INT0IE TX1IF TX1IE TX1IP TX2IF TX2IE TX2IP RBIE SSP1IF SSP1IE SSP1IP CTMUIF CTMUIE CTMUIP TMR0IF TMR1GIF TMR1GIE TMR1GIP CCP2IF CCP2IE CCP2IP INT0IF TMR2IF TMR2IE TMR2IP CCP1IF CCP1IE CCP1IP RBIF TMR1IF TMR1IE TMR1IP RTCCIF RTCCIE RTCCIP A/D Result Register High Byte A/D Result Register Low Byte -- TRIGSEL1 ADFM ANSEL7 ANSEL15 ANSEL23 P2M1 RA7(2) TRISA7(2) RF7 TRISF7 -- RH7 TRISH7 CCP3MD CHS4 TRIGSEL0 -- ANSEL6 ANSEL14 ANSEL22 P2M0 RA6(2) TRISA6(2) RF6 TRISF6 -- -- RH6 TRISH6 CCP2MD CHS3 VCFG1 ACQT2 ANSEL5 ANSEL13 ANSEL21 DC2B1 RA5 TRISA5 RF5 TRISF5 RG5(3) -- RH5 TRISH5 CCP1MD CHS2 VCFG0 ACQT1 ANSEL4 ANSEL12 ANSEL20 DC2B0 RA4 TRISA4 RF4 TRISF4 RG4 TRISG4 RH4 TRISH4 CHS1 VNCFG ACQT0 ANSEL3 ANSEL11 ANSEL19 CCP2M3 RA3 TRISA3 RF3 TRISF3 RG3 TRISG3 RH3 TRISH3 CHS0 CHSN2 ADCS2 ANSEL2 ANSEL10 ANSEL18 CCP2M2 RA2 TRISA2 RF2 TRISF2 RG2 TRISG2 RH2 TRISH2 SSP2MD GO/DONE CHSN1 ADCS1 ANSEL1 ANSEL9 ANSEL17 CCP2M1 RA1 TRISA1 RF1 TRISF1 RG1 TRISG1 RH1 TRISH1 SSP1MD ADON CHSN0 ADCS0 ANSEL0 ANSEL8 ANSEL16 CCP2M0 RA0 TRISA0 -- -- RG0 TRISG0 RH0 TRISH0 ADCMD UART2MD UART1MD Legend: -- = unimplemented, read as `0'. Shaded cells are not used for A/D conversion. Note 1: This register is not implemented on 64-pin devices. 2: These bits are available only in certain oscillator modes, when the FOSC2 Configuration bit = 0. If that Configuration bit is cleared, this signal is not implemented. 3: Bit available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, bit is unimplemented. 2010 Microchip Technology Inc. Preliminary DS39960B-page 363 PIC18F87K22 FAMILY NOTES: DS39960B-page 364 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 24.0 COMPARATOR MODULE 24.1 Registers The analog comparator module contains three comparators that can be independently configured in a variety of ways. The inputs can be selected from the analog inputs and two internal voltage references. The digital outputs are available at the pin level and can also be read through the control register. Multiple output and interrupt event generation are also available. A generic single comparator from the module is shown in Figure 24-1. Key features of the module includes: * * * * * Independent comparator control Programmable input configuration Output to both pin and register levels Programmable output polarity Independent interrupt generation for each comparator with configurable interrupt-on-change The CMxCON registers (CM1CON, CM2CON and CM3CON) select the input and output configuration for each comparator, as well as the settings for interrupt generation (see Register 24-1). The CMSTAT register (Register 24-2) provides the output results of the comparators. The bits in this register are read-only. FIGURE 24-1: CCH<1:0> CxINB CxINC(2) C2INB/C2IND (1,2) COMPARATOR SIMPLIFIED BLOCK DIAGRAM CMPxOUT (CMSTAT<7:5>) 0 1 2 3 EVPOL<1:0> Interrupt Logic CMPxIF VBG CREF VIN- COE Cx Polarity Logic CxOUT CxINA CVREF 0 1 VIN+ CON Note 1: 2: CPOL Comparators, 1 and 3, use C2INB as an input to the inverting terminal. Comparator 2 uses C2IND as an input to the inverted terminal. C1INC, C2INC and C2IND are all unavailable for 64-pin devices (PIC18F6XK22). 2010 Microchip Technology Inc. Preliminary DS39960B-page 365 PIC18F87K22 FAMILY REGISTER 24-1: R/W-0 CON bit 7 Legend: CMxCON: COMPARATOR CONTROL x REGISTER R/W-0 CPOL R/W-0 EVPOL1 R/W-0 EVPOL0 R/W-0 CREF R/W-0 CCH1 R/W-0 CCH0 bit 0 COE R/W-0 R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown CON: Comparator Enable bit 1 = Comparator is enabled 0 = Comparator is disabled COE: Comparator Output Enable bit 1 = Comparator output is present on the CxOUT pin 0 = Comparator output is internal only CPOL: Comparator Output Polarity Select bit 1 = Comparator output is inverted 0 = Comparator output is not inverted EVPOL<1:0>: Interrupt Polarity Select bits 11 = Interrupt generation on any change of the output(1) 10 = Interrupt generation only on high-to-low transition of the output 01 = Interrupt generation only on low-to-high transition of the output 00 = Interrupt generation is disabled CREF: Comparator Reference Select bit (non-inverting input) 1 = Non-inverting input connects to internal CVREF voltage 0 = Non-inverting input connects to CxINA pin CCH<1:0>: Comparator Channel Select bits 11 = Inverting input of comparator connects to VBG 10 = Inverting input of comparator connects to C2INB or C2IND pin(2,3) 01 = Inverting input of comparator connects to CxINC pin 00 = Inverting input of comparator connects to CxINB pin bit 6 bit 5 bit 4-3 bit 2 bit 1-0 Note 1: 2: 3: The CMPxIF bit is automatically set any time this mode is selected and must be cleared by the application after the initial configuration. Comparators, 1 and 3, use C2INB as an input to the inverting terminal. Comparator 2 uses C2IND. C1INC, C2INC and C2IND are all unavailable for 64-pin devices (PIC18F6XK22). DS39960B-page 366 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 24-2: R-x CMP3OUT bit 7 Legend: CMSTAT: COMPARATOR STATUS REGISTER R-x R-x CMP1OUT U-0 -- U-0 -- U-0 -- U-0 -- U-0 -- bit 0 CMP2OUT R = Readable bit -n = Value at POR bit 7-5 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown CMP3OUT:CMP1OUT: Comparator x Status bits If CPOL (CMxCON<5>)= 0 (non-inverted polarity): 1 = Comparator x's VIN+ > VIN0 = Comparator x's VIN+ < VINIf CPOL = 1 (inverted polarity): 1 = Comparator x's VIN+ < VIN0 = Comparator x's VIN+ > VINUnimplemented: Read as `0' bit 4-0 2010 Microchip Technology Inc. Preliminary DS39960B-page 367 PIC18F87K22 FAMILY 24.2 Comparator Operation 24.3 Comparator Response Time A single comparator is shown in Figure 24-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input, VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input, VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 24-2 represent the uncertainty due to input offsets and response time. Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response to a comparator input change; otherwise, the maximum delay of the comparators should be used (see Section 31.0 "Electrical Characteristics"). FIGURE 24-2: VINVIN+ SINGLE COMPARATOR - + 24.4 Analog Input Connection Considerations Output VINVIN+ A simplified circuit for an analog input is shown in Figure 24-3. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and VSS. The analog input, therefore, must be between VSS and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 k is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current. Output FIGURE 24-3: COMPARATOR ANALOG INPUT MODEL VDD RS <10k AIN CPIN 5 pF VT = 0.6V VT = 0.6V RIC Comparator Input ILEAKAGE 100 nA VA VSS Legend: CPIN VT ILEAKAGE RIC RS VA = = = = = = Input Capacitance Threshold Voltage Leakage Current at the pin due to various junctions Interconnect Resistance Source Impedance Analog Voltage DS39960B-page 368 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 24.5 Comparator Control and Configuration operating mode, either an external or internal voltage reference may be used. For external analog pins that are unavailable in 64-pin devices (C1INC, C2INC and C2IND), the corresponding configurations that use them as inputs are unavailable. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly. The external reference is used when CREF = 0 (CMxCON<2>) and VIN+ is connected to the CxINA pin. When external voltage references are used, the comparator module can be configured to have the reference sources externally. The reference signal must be between VSS and VDD and can be applied to either pin of the comparator. The comparator module also allows the selection of an internally generated voltage reference (CVREF) from the Comparator Voltage Reference module. This module is described in more detail in Section 25.0 "Comparator Voltage Reference Module". The reference from the comparator voltage reference module is only available when CREF = 1. In this mode, the internal voltage reference is applied to the comparator's VIN+ pin. Note: Each comparator has up to eight possible combinations of inputs: up to four external analog inputs and one of two internal voltage references. All of the comparators allow a selection of the signal from pin, CxINA, or the voltage from the comparator reference (CVREF) on the non-inverting channel. This is compared to either CxINB, CxINC, C2INB/C2IND or the microcontroller's fixed internal reference voltage (VBG, 1.024V nominal) on the inverting channel. The comparator inputs and outputs are tied to fixed I/O pins, defined in Table 24-1. The available comparator configurations and their corresponding bit settings are shown in Figure 24-4. TABLE 24-1: Comparator COMPARATOR INPUTS AND OUTPUTS Input or Output I/O Pin C1INA (VIN+) C1INB (VIN-) 1 C1INC(1) (VIN-) C2INB (VIN-) C1OUT C2INA (VIN+) C2INB (VIN-) 2 C2INC (1) RF6 RF5 RH6 RF3 RF2 RF4 RF3 RH4 RH5 RF1 RG2 RG3 RG4 RF3 RG1 (VIN-) The comparator input pin selected by CCH<1:0> must be configured as an input by setting both the corresponding TRISF, TRISG or TRISH bit and the corresponding ANSELx bit in the ANCONx register. C2IND(1) (VIN-) C2OUT C3INA (VIN+) C3INB (VIN-) 3 C3INC (VIN-) C2INB (VIN-) C3OUT Note 1: 24.5.2 COMPARATOR ENABLE AND OUTPUT SELECTION The comparator outputs are read through the CMSTAT register. The CMSTAT<5> bit reads the Comparator 1 output, CMSTAT<6> reads Comparator 2 output and CMSTAT<7> reads Comparator 3 output. These bits are read-only. The comparator outputs may also be directly output to the RF2, RF1 and RG1 I/O pins by setting the COE bit (CMxCON<6>). When enabled, multiplexers in the output path of the pins switch to the output of the comparator. While in this mode, the TRISF<2:1> and TRISG<1> bits still function as the digital output enable bits for the RF2, RF1 and RG1 pins. By default, the comparator's output is at logic high whenever the voltage on VIN+ is greater than on VIN-. The polarity of the comparator outputs can be inverted using the CPOL bit (CMxCON<5>). The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications, as discussed in Section 24.2 "Comparator Operation". C1INC, C2INC and C2IND are all unavailable for 64-pin devices (PIC18F6XK22). 24.5.1 COMPARATOR ENABLE AND INPUT SELECTION Setting the CON bit of the CMxCON register (CMxCON<7>) enables the comparator for operation. Clearing the CON bit disables the comparator, resulting in minimum current consumption. The CCH<1:0> bits in the CMxCON register (CMxCON<1:0>) direct either one of three analog input pins, or the Internal Reference Voltage (VBG), to the comparator, VIN-. Depending on the comparator 2010 Microchip Technology Inc. Preliminary DS39960B-page 369 PIC18F87K22 FAMILY FIGURE 24-4: COMPARATOR CONFIGURATIONS COE VINVIN+ Comparator Off CON = 0, CREF = x, CCH<1:0> = xx Cx Off (Read as `0') CxOUT Pin Comparator CxINB > CxINA Compare CON = 1, CREF = 0, CCH<1:0> = 00 Comparator CxINC > CxINA Compare(2,3) CON = 1, CREF = 0, CCH<1:0> = 01 COE CxINB CxINA VINVIN+ COE CxINC VINVIN+ Cx CxOUT Pin CxINA Cx CxOUT Pin Comparator CxIND > CxINA Compare(3) CON = 1, CREF = 0, CCH<1:0> = 10 Comparator VIRV > CxINA Compare CON = 1, CREF = 0, CCH<1:0> = 11 COE C2INB/ C2IND CxINA VINVIN+ COE VBG(1) VINVIN+ Cx CxOUT Pin CxINA Cx CxOUT Pin Comparator CxINB > CVREF Compare CON = 1, CREF = 1, CCH<1:0> = 00 Comparator CxINC > CVREF Compare(2,3) CON = 1, CREF = 1, CCH<1:0> = 01 COE CxINB CVREF VINVIN+ COE CxINC VINVIN+ Cx CxOUT Pin CVREF Cx CxOUT Pin Comparator CxIND > CVREF Compare(3) CON = 1, CREF = 1, CCH<1:0> = 10 Comparator VIRV > CVREF Compare CON = 1, CREF = 1, CCH<1:0> = 11 COE C2INB/ C2IND CVREF Note 1: 2: 3: VINVIN+ COE VBG(1) VINVIN+ Cx CxOUT Pin CVREF Cx CxOUT Pin VBG is the Internal Reference Voltage (1.024V nominal). Configuration is unavailable for CM1CON on 64-pin devices (PIC18F6XK22). Configuration is unavailable for CM2CON on 64-pin devices (PIC18F6XK22). DS39960B-page 370 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 24.6 Comparator Interrupts The comparator interrupt flag is set whenever any of the following occurs: * Low-to-high transition of the comparator output * High-to-low transition of the comparator output * Any change in the comparator output The comparator interrupt selection is done by the EVPOL<1:0> bits in the CMxCON register (CMxCON<4:3>). In order to provide maximum flexibility, the output of the comparator may be inverted using the CPOL bit in the CMxCON register (CMxCON<5>). This is functionally identical to reversing the inverting and non-inverting inputs of the comparator for a particular mode. An interrupt is generated on the low-to-high or high-tolow transition of the comparator output. This mode of interrupt generation is dependent on EVPOL<1:0> in the CMxCON register. When EVPOL<1:0> = 01 or 10, the interrupt is generated on a low-to-high or high-tolow transition of the comparator output. Once the interrupt is generated, it is required to clear the interrupt flag by software. When EVPOL<1:0> = 11, the comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMSTAT<7:5>, to determine the actual change that occurred. The CMPxIF bits (PIR6<2:0>) are the Comparator Interrupt Flags. The CMPxIF bits must be reset by clearing them. Since it is also possible to write a `1' to this register, a simulated interrupt may be initiated. Table 24-2 shows the interrupt generation with respect to comparator input voltages and EVPOL bit settings. Both the CMPxIE bits (PIE6<2:0>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMPxIF bits will still be set if an interrupt condition occurs. A simplified diagram of the interrupt section is shown in Figure 24-3. Note: CMPxIF will not EVPOL<1:0> = 00. be set when TABLE 24-2: CPOL COMPARATOR INTERRUPT GENERATION EVPOL<1:0> 00 01 Comparator Input Change CxOUT Transition Interrupt Generated VIN+ > VINVIN+ < VINVIN+ > VINVIN+ < VINVIN+ > VINVIN+ < VINVIN+ > VINVIN+ < VINVIN+ > VINVIN+ < VINVIN+ > VINVIN+ < VINVIN+ > VINVIN+ < VINVIN+ > VINVIN+ < VIN- Low-to-High High-to-Low Low-to-High High-to-Low Low-to-High High-to-Low Low-to-High High-to-Low High-to-Low Low-to-High High-to-Low Low-to-High High-to-Low Low-to-High High-to-Low Low-to-High No No Yes No No Yes Yes Yes No No No Yes Yes No Yes Yes 0 10 11 00 01 1 10 11 2010 Microchip Technology Inc. Preliminary DS39960B-page 371 PIC18F87K22 FAMILY 24.7 Comparator Operation During Sleep To minimize power consumption while in Sleep mode, turn off the comparators (CON = 0) before entering Sleep. If the device wakes up from Sleep, the contents of the CMxCON register are not affected. When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional, if enabled. This interrupt will wake-up the device from Sleep mode, when enabled. Each operational comparator will consume additional current. 24.8 Effects of a Reset A device Reset forces the CMxCON registers to their Reset state. This forces both comparators and the voltage reference to the OFF state. TABLE 24-3: Name REGISTERS ASSOCIATED WITH COMPARATOR MODULE Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 INTCON PIR6 PIE6 IPR6 CM1CON CM2CON CM3CON CVRCON CMSTAT PORTF LATF TRISF PORTG LATG TRISG PORTH LATH TRISH ANCON0 ANCON1 ANCON2 PMD0 GIE/GIEH -- -- -- CON CON CON CVREN CMP3OUT RF7 LATF7 TRISF7 -- -- -- RH7 LATH7 TRISH7 ANSEL7 ANSEL15 ANSEL23 CCP3MD PEIE/GIEL -- -- -- COE COE COE CVROE CMP2OUT RF6 LATF6 TRISF6 -- -- -- RH6 LATH6 TRISH6 ANSEL6 ANSEL14 ANSEL22 CCP2MD TMR0IE -- -- -- CPOL CPOL CPOL CVRSS CMP1OUT RF5 LATF5 TRISF5 RG5(1) -- -- RH5 LATH5 TRISH5 ANSEL5 ANSEL13 ANSEL21 CCP1MD INT0IE EEIF EEIE EEIP EVPOL1 EVPOL1 EVPOL1 CVR4 -- RF4 LATF4 TRISF4 RG4 LATG4 TRISG4 RH4 LATH4 TRISH4 ANSEL4 ANSEL12 ANSEL20 RBIE -- -- -- EVPOL0 EVPOL0 EVPOL0 CVR3 -- RF3 LATF3 TRISF3 RG3 LATG3 TRISG3 RH3 LATH3 TRISH3 ANSEL3 ANSEL11 ANSEL19 TMR0IF CMP3IF CMP3IE CMP3IP CREF CREF CREF CVR2 -- RF2 LATF2 TRISF2 RG2 LATG2 TRISG2 RH2 LATH2 TRISH2 ANSEL2 ANSEL10 ANSEL18 SSP2MD INT0IF CMP2IF CMP2IE CMP2IP CCH1 CCH1 CCH1 CVR1 -- RF1 LATF1 TRISF1 RG1 LATG1 TRISG1 RH1 LATH1 TRISH1 ANSEL1 ANSEL9 ANSEL17 SSP1MD RBIF CMP1IF CMP1IE CMP1IP CCH0 CCH0 CCH0 CVR0 -- -- -- -- RG0 LATG0 TRISG0 RH0 LATH0 TRISH0 ANSEL0 ANSEL8 ANSEL16 ADCMD UART2MD UART1MD Legend: -- = unimplemented, read as `0'. Note 1: Bit available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, bit is unimplemented. DS39960B-page 372 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 25.0 COMPARATOR VOLTAGE REFERENCE MODULE EQUATION 25-1: If CVRSS = 1: CVREF = (VREF-) + (CVR<4:0>/32) * (VREF+ - VREF-) The comparator voltage reference is a 32-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them. A block diagram of the module is shown in Figure 25-1. The resistor ladder is segmented to provide a range of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference. If CVRSS = 0: CVREF = (AVSS) + (CVR<4:0>/32) * (AVDD - AVSS) The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA3 and RA2. The voltage source is selected by the CVRSS bit (CVRCON<5>). The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 31-2 in Section 31.0 "Electrical Characteristics"). 25.1 Configuring the Comparator Voltage Reference The comparator voltage reference module is controlled through the CVRCON register (Register 25-1). The comparator voltage reference provides a range of output voltage with 32 levels. The CVR<4:0> selection bits (CVRCON<4:0>) offer a range of output voltages. Equation 25-1 shows the how the comparator voltage reference is computed. REGISTER 25-1: R/W-0 CVREN bit 7 Legend: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER R/W-0 CVRSS R/W-0 CVR4 R/W-0 CVR3 R/W-0 CVR2 R/W-0 CVR1 R/W-0 CVR0 bit 0 R/W-0 CVROE R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown CVREN: Comparator Voltage Reference Enable bit 1 = CVREF circuit powered on 0 = CVREF circuit powered down CVROE: Comparator VREF Output Enable bit 1 = CVREF voltage level is output on CVREF pin 0 = CVREF voltage level is disconnected from CVREF pin CVRSS: Comparator VREF Source Selection bit 1 = Comparator reference source, CVRSRC = VREF+ - VREF0 = Comparator reference source, CVRSRC = AVDD - AVSS CVR<4:0>: Comparator VREF Value Selection 0 CVR<4:0> 31 bits When CVRSS = 1: CVREF = (VREF-) + (CVR<4:0>/32) (VREF+ - VREF-) When CVRSS = 0: CVREF = (AVSS) + (CVR<4:0>/32) (AVDD - AVSS) bit 6 bit 5 bit 4-0 2010 Microchip Technology Inc. Preliminary DS39960B-page 373 PIC18F87K22 FAMILY FIGURE 25-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM VREF+ AVDD CVRSS = 1 CVRSS = 0 8R R R R CVR<4:0> CVREN 32 Steps 32-to-1 MUX R CVREF R R R VREF- CVRSS = 1 CVRSS = 0 25.2 Voltage Reference Accuracy/Error 25.4 Effects of a Reset The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 25-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in Section 31.0 "Electrical Characteristics". A device Reset disables the voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RF5 pin by clearing bit, CVROE (CVRCON<6>). 25.5 Connection Considerations 25.3 Operation During Sleep When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled. The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RF5 pin if the CVROE bit is set. Enabling the voltage reference output onto RF5 when it is configured as a digital input will increase current consumption. Connecting RF5 as a digital output with CVRSS enabled will also increase current consumption. The RF5 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 25-2 shows an example buffering technique. DS39960B-page 374 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 25-2: COMPARATOR VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE PIC18F87K22 CVREF Module R(1) Voltage Reference Output Impedance RF5 + - CVREF Output Note 1: R is dependent upon the Voltage Reference Configuration bits, CVRCON<3:0> and CVRCON<5>. TABLE 25-1: Name REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 CVRCON CM1CON CM2CON CM3CON TRISF TRISA ANCON0 ANCON1 CVREN CON CON CON TRISF7 TRISA7 ANSEL7 ANSEL15 CVROE COE COE COE TRISF6 TRISA6 ANSEL6 ANSEL14 CVRSS CPOL CPOL CPOL TRISF5 TRISA5 ANSEL5 CVR4 EVPOL1 EVPOL1 EVPOL1 TRISF4 TRISA4 ANSEL4 CVR3 EVPOL0 EVPOL0 EVPOL0 TRISF3 TRISA3 ANSEL3 ANSEL11 CVR2 CREF CREF CREF TRISF2 TRISA2 ANSEL2 ANSEL10 CVR1 CCH1 CCH1 CCH1 TRISF1 TRISA1 ANSEL1 ANSEL9 CVR0 CCH0 CCH0 CCH0 -- TRISA0 ANSEL0 ANSEL8 ANSEL13 ANSEL12 Legend: -- = unimplemented, read as `0'. Shaded cells are not used with the comparator voltage reference. 2010 Microchip Technology Inc. Preliminary DS39960B-page 375 PIC18F87K22 FAMILY NOTES: DS39960B-page 376 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 26.0 HIGH/LOW-VOLTAGE DETECT (HLVD) The High/Low-Voltage Detect Control register (Register 26-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device. The module's block diagram is shown in Figure 26-1. The PIC18F87K22 family of devices has a High/LowVoltage Detect module (HLVD). This is a programmable circuit that sets both a device voltage trip point and the direction of change from that point. If the device experiences an excursion past the trip point in that direction, an interrupt flag is set. If the interrupt is enabled, the program execution branches to the interrupt vector address and the software responds to the interrupt. REGISTER 26-1: R/W-0 VDIRMAG bit 7 Legend: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER R-0 R-0 IRVST R/W-0 HLVDEN R/W-0 HLVDL3 (1) R/W-1 HLVDL2 (1) R/W-0 HLVDL1 (1) R/W-0 HLVDL0(1) bit 0 BGVST R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown VDIRMAG: Voltage Direction Magnitude Select bit 1 = Event occurs when voltage equals or exceeds trip point (HLVDL<3:0>) 0 = Event occurs when voltage equals or falls below trip point (HLVDL<3:0>) BGVST: Band Gap Reference Voltages Stable Status Flag bit 1 = Internal band gap voltage references are stable 0 = Internal band gap voltage references are not stable IRVST: Internal Reference Voltage Stable Flag bit 1 = Indicates that the voltage detect logic will generate the interrupt flag at the specified voltage range 0 = Indicates that the voltage detect logic will not generate the interrupt flag at the specified voltage range and the HLVD interrupt should not be enabled HLVDEN: High/Low-Voltage Detect Power Enable bit 1 = HLVD is enabled 0 = HLVD is disabled HLVDL<3:0>: Voltage Detection Limit bits(1) 1111 = External analog input is used (input comes from the HLVDIN pin) 1110 = Maximum setting . . . 0000 = Minimum setting bit 6 bit 5 bit 4 bit 3-0 Note 1: For the electrical specifications, see parameter D420. 2010 Microchip Technology Inc. Preliminary DS39960B-page 377 PIC18F87K22 FAMILY The module is enabled by setting the HLVDEN bit (HLVDCON<4>). Each time the HLVD module is enabled, the circuitry requires some time to stabilize. The IRVST bit (HLVDCON<5>) is a read-only bit used to indicate when the circuit is stable. The module can only generate an interrupt after the circuit is stable and IRVST is set. The VDIRMAG bit (HLVDCON<7>) determines the overall operation of the module. When VDIRMAG is cleared, the module monitors for drops in VDD below a predetermined set point. When the bit is set, the module monitors for rises in VDD above the set point. trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit. The trip point voltage is software programmable to any of 16 values. The trip point is selected by programming the HLVDL<3:0> bits (HLVDCON<3:0>). The HLVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits, HLVDL<3:0>, are set to `1111'. In this state, the comparator input is multiplexed from the external input pin, HLVDIN. This gives users the flexibility of configuring the High/Low-Voltage Detect interrupt to occur at any voltage in the valid operating range. 26.1 Operation When the HLVD module is enabled, a comparator uses an internally generated reference voltage as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a FIGURE 26-1: HLVD MODULE BLOCK DIAGRAM (WITH EXTERNAL INPUT) VDD Externally Generated Trip Point VDD HLVDL<3:0> HLVDCON Register HLVDIN HLVDEN VDIRMAG HLVDEN 16-to-1 MUX Set HLVDIF BOREN Internal Voltage Reference 1.024V Typical DS39960B-page 378 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 26.2 1. 2. 3. 4. 5. HLVD Setup 26.3 Current Consumption To set up the HLVD module: Select the desired HLVD trip point by writing the value to the HLVDL<3:0> bits. Set the VDIRMAG bit to detect high voltage (VDIRMAG = 1) or low voltage (VDIRMAG = 0). Enable the HLVD module by setting the HLVDEN bit. Clear the HLVD interrupt flag (PIR2<2>), which may have been set from a previous interrupt. If interrupts are desired, enable the HLVD interrupt by setting the HLVDIE and GIE bits (PIE2<2> and INTCON<7>, respectively). An interrupt will not be generated until the IRVST bit is set. Note: When the module is enabled, the HLVD comparator and voltage divider are enabled and consume static current. The total current consumption, when enabled, is specified in electrical specification parameter D022B (Table 31-12). Depending on the application, the HLVD module does not need to operate constantly. To reduce current requirements, the HLVD circuitry may only need to be enabled for short periods where the voltage is checked. After such a check, the module could be disabled. 26.4 HLVD Start-up Time Before changing any module settings (VDIRMAG, LVDL<3:0>), first disable the module (LVDEN = 0), make the changes and re-enable the module. This prevents the generation of false HLVD events. The internal reference voltage of the HLVD module, specified in electrical specification parameter 37 (Section 31.0 "Electrical Characteristics"), may be used by other internal circuitry, such as the programmable Brown-out Reset. If the HLVD or other circuits using the voltage reference are disabled to lower the device's current consumption, the reference voltage circuit will require time to become stable before a low or high-voltage condition can be reliably detected. This start-up time, TIRVST, is an interval that is independent of device clock speed. It is specified in electrical specification parameter 37 (Table 31-12). The HLVD interrupt flag is not enabled until TIRVST has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be detected during this interval (see Figure 26-2 or Figure 26-3). 2010 Microchip Technology Inc. Preliminary DS39960B-page 379 PIC18F87K22 FAMILY FIGURE 26-2: CASE 1: LOW-VOLTAGE DETECT OPERATION (VDIRMAG = 0) HLVDIF may not be Set VDD VHLVD HLVDIF Enable HLVD IRVST TIRVST Internal Reference is Stable CASE 2: HLVDIF Cleared in Software VDD VHLVD HLVDIF Enable HLVD IRVST Internal Reference is Stable HLVDIF Cleared in Software HLVDIF Cleared in Software, HLVDIF Remains Set since HLVD Condition still Exists TIRVST DS39960B-page 380 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 26-3: CASE 1: HIGH-VOLTAGE DETECT OPERATION (VDIRMAG = 1) HLVDIF may not be Set VHLVD VDD HLVDIF Enable HLVD IRVST TIRVST HLVDIF Cleared in Software Internal Reference is Stable CASE 2: VHLVD VDD HLVDIF Enable HLVD IRVST Internal Reference is Stable HLVDIF Cleared in Software HLVDIF Cleared in Software, HLVDIF Remains Set since HLVD Condition still Exists TIRVST 26.5 Applications FIGURE 26-4: For general battery applications, Figure 26-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage, VA, the HLVD logic generates an interrupt at time, TA. The interrupt could cause the execution of an ISR, which would allow the application to perform "housekeeping tasks" and a controlled shutdown before the device voltage exits the valid operating range at TB. This would give the application a time window, represented by the difference between TA and TB, to safely exit. Voltage In many applications, it is desirable to detect a drop below, or rise above, a particular voltage threshold. For example, the HLVD module could be periodically enabled to detect Universal Serial Bus (USB) attach or detach. This assumes the device is powered by a lower voltage source than the USB when detached. An attach would indicate a high-voltage detect from, for example, 3.3V to 5V (the voltage on USB) and vice versa for a detach. This feature could save a design a few extra components and an attach signal (input pin). TYPICAL LOW-VOLTAGE DETECT APPLICATION VA VB Time TA TB Legend: VA = HLVD trip point VB = Minimum valid device operating voltage 2010 Microchip Technology Inc. Preliminary DS39960B-page 381 PIC18F87K22 FAMILY 26.6 Operation During Sleep 26.7 Effects of a Reset When enabled, the HLVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the HLVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled. A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off. TABLE 26-1: Name REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 HLVDCON INTCON PIR2 PIE2 IPR2 TRISA ANCON0 VDIRMAG GIE/GIEH OSCFIF OSCFIE OSCFIP TRISA7(1) ANSEL7 BGVST PEIE/GIEL -- -- -- TRISA6(1) ANSEL6 IRVST TMR0IE SSP2IF SSP2IE SSP2IP TRISA5 ANSEL5 HLVDEN INT0IE BLC2IF BLC2IE BLC2IP TRISA4 ANSEL4 HLVDL3 RBIE BCL1IF BCL1IE BCL1IP TRISA3 ANSEL3 HLVDL2 TMR0IF HLVDIF HLVDIE HLVDIP TRISA2 ANSEL2 HLVDL1 INT0IF TMR3IF TMR3IE TMR3IP TRISA1 ANSEL1 HLVDL0 RBIF TMR3GIF TMR3GIE TMR3GIP TRISA0 ANSEL0 Legend: -- = unimplemented, read as `0'. Shaded cells are unused by the HLVD module. Note 1: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as `0'. DS39960B-page 382 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 27.0 CHARGE TIME MEASUREMENT UNIT (CTMU) * * * * Control of response to edges Time measurement resolution of 1 nanosecond High-precision time measurement Time delay of external or internal signal asynchronous to system clock * Accurate current source suitable for capacitive measurement The CTMU works in conjunction with the A/D Converter to provide up to 24 channels for time or charge measurement, depending on the specific device and the number of A/D channels available. When configured for time delay, the CTMU is connected to one of the analog comparators. The level-sensitive input edge sources can be selected from four sources: two external inputs or the ECCP1/ECCP2 Special Event Triggers. The CTMU special event can trigger the Analog-to-Digital Converter module. Figure 27-1 provides a block diagram of the CTMU. The Charge Time Measurement Unit (CTMU) is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. By working with other on-chip analog modules, the CTMU can precisely measure time, capacitance and relative changes in capacitance or generate output pulses with a specific time delay. The CTMU is ideal for interfacing with capacitive-based sensors. The module includes these key features: * Up to 24 channels available for capacitive or time measurement input * On-chip precision current source * Four-edge input trigger sources * Polarity control for each edge source * Control of edge sequence FIGURE 27-1: CTMU BLOCK DIAGRAM CTMUCON EDGEN EDGSEQEN EDG1SELx EDG1POL EDG2SELx EDG2POL CTMUICON ITRIM<5:0> IRNG<1:0> EDG1STAT EDG2STAT TGEN IDISSEN CTTRIG Current Source CTEDG1 CTEDG2 Edge Control Logic Current Control CTMU Control Logic A/D Trigger ECCP2 ECCP1 A/D Converter Comparator 2 Input Pulse Generator CTPLS Comparator 2 Output 2010 Microchip Technology Inc. Preliminary DS39960B-page 383 PIC18F87K22 FAMILY 27.1 CTMU Registers The control registers for the CTMU are: * CTMUCONH * CTMUCONL * CTMUICON The CTMUCONH and CTMUCONL registers (Register 27-1 and Register 27-2) contain control bits for configuring the CTMU module edge source selection, edge source polarity selection, edge sequencing, A/D trigger, analog circuit capacitor discharge and enables. The CTMUICON register (Register 27-3) has bits for selecting the current source range and current source trim. REGISTER 27-1: R/W-0 CTMUEN bit 7 Legend: CTMUCONH: CTMU CONTROL HIGH REGISTER U-0 -- R/W-0 CTMUSIDL R/W-0 TGEN R/W-0 EDGEN R/W-0 EDGSEQEN R/W-0 IDISSEN R/W-0 CTTRIG bit 0 R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown CTMUEN: CTMU Enable bit 1 = Module is enabled 0 = Module is disabled Unimplemented: Read as `0' CTMUSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode TGEN: Time Generation Enable bit 1 = Enables edge delay generation 0 = Disables edge delay generation EDGEN: Edge Enable bit 1 = Edges are not blocked 0 = Edges are blocked EDGSEQEN: Edge Sequence Enable bit 1 = Edge 1 event must occur before Edge 2 event can occur 0 = No edge sequence is needed IDISSEN: Analog Current Source Control bit 1 = Analog current source output is grounded 0 = Analog current source output is not grounded CTTRIG: Trigger Control bit 1 = Trigger output is enabled 0 = Trigger output is disabled bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 DS39960B-page 384 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 27-2: R/W-0 EDG2POL bit 7 Legend: CTMUCONL: CTMU CONTROL LOW REGISTER R/W-0 EDG2SEL0 R/W-0 EDG1POL R/W-0 EDG1SEL1 R/W-0 EDG1SEL0 R/W-0 EDG2STAT R/W-0 EDG1STAT bit 0 R/W-0 EDG2SEL1 R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown EDG2POL: Edge 2 Polarity Select bit 1 = Edge 2 is programmed for a positive edge response 0 = Edge 2 is programmed for a negative edge response EDG2SEL<1:0>: Edge 2 Source Select bits 11 = CTEDG1 pin 10 = CTEDG2 pin 01 = ECCP1 Special Event Trigger 00 = ECCP2 Special Event Trigger EDG1POL: Edge 1 Polarity Select bit 1 = Edge 1 is programmed for a positive edge response 0 = Edge 1 is programmed for a negative edge response EDG1SEL<1:0>: Edge 1 Source Select bits 11 = CTEDG1 pin 10 = CTEDG2 pin 01 = ECCP1 Special Event Trigger 00 = ECCP2 Special Event Trigger EDG2STAT: Edge 2 Status bit 1 = Edge 2 event has occurred 0 = Edge 2 event has not occurred EDG1STAT: Edge 1 Status bit 1 = Edge 1 event has occurred 0 = Edge 1 event has not occurred bit 6-5 bit 4 bit 3-2 bit 1 bit 0 2010 Microchip Technology Inc. Preliminary DS39960B-page 385 PIC18F87K22 FAMILY REGISTER 27-3: R/W-0 ITRIM5 bit 7 Legend: CTMUICON: CTMU CURRENT CONTROL REGISTER R/W-0 ITRIM3 R/W-0 ITRIM2 R/W-0 ITRIM1 R/W-0 ITRIM0 R/W-0 IRNG1 R/W-0 IRNG0 bit 0 R/W-0 ITRIM4 R = Readable bit -n = Value at POR bit 7-2 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown ITRIM<5:0>: Current Source Trim bits 011111 = Maximum positive change from nominal current 011110 . . . 000001 = Minimum positive change from nominal current 000000 = Nominal current output specified by IRNG<1:0> 111111 = Minimum negative change from nominal current . . . 100010 100001 = Maximum negative change from nominal current IRNG<1:0>: Current Source Range Select bits 11 = 100 x Base Current 10 = 10 x Base Current 01 = Base Current Level (0.55 A nominal) 00 = Current Source Disabled bit 1-0 DS39960B-page 386 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 27.2 CTMU Operation The CTMU works by using a fixed current source to charge a circuit. The type of circuit depends on the type of measurement being made. In the case of charge measurement, the current is fixed and the amount of time the current is applied to the circuit is fixed. The amount of voltage read by the A/D becomes a measurement of the circuit's capacitance. In the case of time measurement, the current, as well as the capacitance of the circuit, is fixed. In this case, the voltage read by the A/D is representative of the amount of time elapsed from the time the current source starts and stops charging the circuit. If the CTMU is being used as a time delay, both capacitance and current source are fixed, as well as the voltage supplied to the comparator circuit. The delay of a signal is determined by the amount of time it takes the voltage to charge to the comparator threshold voltage. Current trim is provided by the ITRIM<5:0> bits (CTMUICON<7:2>). These six bits allow trimming of the current source in steps of approximately 2% per step. Half of the range adjusts the current source positively and the other half reduces the current source. A value of `000000' is the neutral position (no change). A value of `100000' is the maximum negative adjustment (approximately -62%) and `011111' is the maximum positive adjustment (approximately +62%). 27.2.3 EDGE SELECTION AND CONTROL 27.2.1 THEORY OF OPERATION CTMU measurements are controlled by edge events occurring on the module's two input channels. Each channel, referred to as Edge 1 and Edge 2, can be configured to receive input pulses from one of the edge input pins (CTEDG1 and CTEDG2) or CCPx Special Event Triggers. The input channels are level-sensitive, responding to the instantaneous level on the channel rather than a transition between levels. The inputs are selected using the EDG1SEL and EDG2SEL bit pairs (CTMUCONL<3:2, 6:5>). In addition to source, each channel can be configured for event polarity using the EDGE2POL and EDGE1POL bits (CTMUCONL<7,4>). The input channels can also be filtered for an edge event sequence (Edge 1 occurring before Edge 2) by setting the EDGSEQEN bit (CTMUCONH<2>). The operation of the CTMU is based on the equation for charge: C=I* dV dT More simply, the amount of charge measured in coulombs in a circuit is defined as current in amperes (I) multiplied by the amount of time in seconds that the current flows (t). Charge is also defined as the capacitance in farads (C) multiplied by the voltage of the circuit (V). It follows that: I*t=C*V 27.2.4 EDGE STATUS The CTMU module provides a constant, known current source. The A/D Converter is used to measure (V) in the equation, leaving two unknowns: capacitance (C) and time (t). The above equation can be used to calculate capacitance or time, by either the relationship using the known fixed capacitance of the circuit: t = (C * V)/I The CTMUCON register also contains two status bits, EDG2STAT and EDG1STAT (CTMUCONL<1:0>). Their primary function is to show if an edge response has occurred on the corresponding channel. The CTMU automatically sets a particular bit when an edge response is detected on its channel. The level-sensitive nature of the input channels also means that the status bits become set immediately if the channel's configuration is changed and matches the channel's current state. The module uses the edge status bits to control the current source output to external analog modules (such as the A/D Converter). Current is only supplied to external modules when only one (not both) of the status bits is set. Current is shut off when both bits are either set or cleared. This allows the CTMU to measure current only during the interval between edges. After both status bits are set, it is necessary to clear them before another measurement is taken. Both bits should be cleared simultaneously, if possible, to avoid re-enabling the CTMU current source. In addition to being set by the CTMU hardware, the edge status bits can also be set by software. This permits a user application to manually enable or disable the current source. Setting either (but not both) of the bits enables the current source. Setting or clearing both bits at once disables the source. or by: C = (I * t)/V using a fixed time that the current source is applied to the circuit. 27.2.2 CURRENT SOURCE At the heart of the CTMU is a precision current source, designed to provide a constant reference for measurements. The level of current is user-selectable across three ranges or a total of two orders of magnitude, with the ability to trim the output in 2% increments (nominal). The current range is selected by the IRNG<1:0> bits (CTMUICON<1:0>), with a value of `00' representing the lowest range. 2010 Microchip Technology Inc. Preliminary DS39960B-page 387 PIC18F87K22 FAMILY 27.2.5 INTERRUPTS The CTMU sets its interrupt flag (PIR3<3>) whenever the current source is enabled, then disabled. An interrupt is generated only if the corresponding interrupt enable bit (PIE3<3>) is also set. If edge sequencing is not enabled (i.e., Edge 1 must occur before Edge 2), it is necessary to monitor the edge status bits and determine which edge occurred last and caused the interrupt. Depending on the type of measurement or pulse generation being performed, one or more additional modules may also need to be initialized and configured with the CTMU module: * Edge Source Generation: In addition to the external edge input pins, CCPx Special Event Triggers can be used as edge sources for the CTMU. * Capacitance or Time Measurement: The CTMU module uses the A/D Converter to measure the voltage across a capacitor that is connected to one of the analog input channels. * Pulse Generation: When generating system clock independent, output pulses, the CTMU module uses Comparator 2 and the associated comparator voltage reference. 27.3 CTMU Module Initialization The following sequence is a general guideline used to initialize the CTMU module: 1. 2. 3. Select the current source range using the IRNGx bits (CTMUICON<1:0>). Adjust the current source trim using the ITRIMx bits (CTMUICON<7:2>). Configure the edge input sources for Edge 1 and Edge 2 by setting the EDG1SEL and EDG2SEL bits (CTMUCONL<3:2> and <6:5>, respectively). Configure the input polarities for the edge inputs using the EDG1POL and EDG2POL bits (CTMUCONL<4,7>). The default configuration is for negative edge polarity (high-to-low transitions). 5. Enable edge sequencing using the EDGSEQEN bit (CTMUCONH<2>). By default, edge sequencing is disabled. 6. Select the operating mode (Measurement or Time Delay) with the TGEN bit. The default mode Measurement. 7. is Time/Capacitance 27.4 Calibrating the CTMU Module 4. The CTMU requires calibration for precise measurements of capacitance and time, as well as for accurate time delay. If the application only requires measurement of a relative change in capacitance or time, calibration is usually not necessary. An example of a less precise application is a capacitive touch switch, in which the touch circuit has a baseline capacitance and the added capacitance of the human body changes the overall capacitance of a circuit. If actual capacitance or time measurement is required, two hardware calibrations must take place: * The current source needs calibration to set it to a precise current. * The circuit being measured needs calibration to measure or nullify any capacitance other than that to be measured. Configure the module to automatically trigger an A/D conversion when the second edge event has occurred using the CTTRIG bit (CTMUCONH<0>). The conversion trigger is disabled by default. Discharge the connected circuit by setting the IDISSEN bit (CTMUCONH<1>). After waiting a sufficient time for the circuit to discharge, clear IDISSEN. Disable the module by clearing the CTMUEN bit (CTMUCONH<7>). Clear the Edge Status bits, EDG2STAT and EDG1STAT (CTMUCONL<1:0>). Enable both edge inputs by setting the EDGEN bit (CTMUCONH<3>). Enable the module by setting the CTMUEN bit. 27.4.1 CURRENT SOURCE CALIBRATION 8. 9. 10. 11. 12. 13. The current source on board the CTMU module has a range of 60% nominal for each of three current ranges. For precise measurements, it is possible to measure and adjust this current source by placing a high-precision resistor, RCAL, onto an unused analog channel. An example circuit is shown in Figure 27-2. To measure the current source: 1. 2. 3. 4. 5. 6. Initialize the A/D Converter. Initialize the CTMU. Enable the current source by setting EDG1STAT (CTMUCONL<0>). Issue the settling time delay. Perform the A/D conversion. Calculate the current source current using I = V / RCAL, where RCAL is a high-precision resistance and V is measured by performing an A/D conversion. DS39960B-page 388 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY The CTMU current source may be trimmed with the trim bits in CTMUICON using an iterative process to get the exact current desired. Alternatively, the nominal value without adjustment may be used. That value may be stored by software, for use in all subsequent capacitive or time measurements. To calculate the value for RCAL, the nominal current must be chosen. Then, the resistance can be calculated. For example, if the A/D Converter reference voltage is 3.3V, use 70% of full scale (or 2.31V) as the desired approximate voltage to be read by the A/D Converter. If the range of the CTMU current source is selected to be 0.55 A, the resistor value needed is calculated as RCAL = 2.31V/0.55 A, for a value of 4.2 M. Similarly, if the current source is chosen to be 5.5 A, RCAL would be 420,000, and 42,000 if the current source is set to 55 A. A value of 70% of full-scale voltage is chosen to make sure that the A/D Converter was in a range that is well above the noise floor. If an exact current is chosen to incorporate the trimming bits from CTMUICON, the resistor value of RCAL may need to be adjusted accordingly. RCAL also may be adjusted to allow for available resistor values. RCAL should be of the highest precision available, in light of the precision needed for the circuit that the CTMU will be measuring. A recommended minimum would be 0.1% tolerance. The following examples show a typical method for performing a CTMU current calibration. * Example 27-1 demonstrates how to initialize the A/D Converter and the CTMU. This routine is typical for applications using both modules. * Example 27-2 demonstrates one method for the actual calibration routine. This method manually triggers the A/D Converter to demonstrate the entire step-wise process. It is also possible to automatically trigger the conversion by setting the CTMU's CTTRIG bit (CTMUCONH<0>). FIGURE 27-2: CTMU CURRENT SOURCE CALIBRATION CIRCUIT PIC18F87K22 Current Source CTMU A/D Trigger A/D Converter ANx RCAL A/D MUX 2010 Microchip Technology Inc. Preliminary DS39960B-page 389 PIC18F87K22 FAMILY EXAMPLE 27-1: SETUP FOR CTMU CALIBRATION ROUTINES #include "p18cxxx.h" /**************************************************************************/ /*Setup CTMU *****************************************************************/ /**************************************************************************/ void setup(void) { //CTMUCON - CTMU Control register CTMUCONH = 0x00; //make sure CTMU is disabled CTMUCONL = 0X90; //CTMU continues to run when emulator is stopped,CTMU continues //to run in idle mode,Time Generation mode disabled, Edges are blocked //No edge sequence order, Analog current source not grounded, trigger //output disabled, Edge2 polarity = positive level, Edge2 source = //source 0, Edge1 polarity = positive level, Edge1 source = source 0, // Set Edge status bits to zero //CTMUICON - CTMU Current Control Register CTMUICON = 0x01; //0.55uA, Nominal - No Adjustment /**************************************************************************/ //Setup AD converter; /**************************************************************************/ TRISA=0x04; //set channel 2 as an input // Configured AN2 as an analog channel // ANCON0 ANCON0 = 0X04; // ANCON1 ANCON1 = 0XE0; // ADCON2 ADCON2bits.ADFM=1; ADCON2bits.ACQT=1; ADCON2bits.ADCS=2; // ADCON0 ADCON1bits.VCFG0 =0; ADCON0bits.VCFG1 =0; ADCON0bits.VCFG = 0; ADCON0bits.CHS=2; ADCON0bits.ADON=1; } // Resulst format 1= Right justified // Acquition time 7 = 20TAD 2 = 4TAD 1=2TAD // Clock conversion bits 6= FOSC/64 2=FOSC/32 // // // // Vref+ = AVdd Vref+ = AVdd Vref- = AVss Select ADC channel // Turn on ADC DS39960B-page 390 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY EXAMPLE 27-2: CURRENT CALIBRATION ROUTINE #include "p18cxxx.h" #define COUNT 500 #define DELAY for(i=0;i //float values stored for calcs //assume CTMU and A/D have been setup correctly //see Example 25-1 for CTMU & A/D setup setup(); CTMUCONHbits.CTMUEN = 1; for(j=0;j<10;j++) { CTMUCONHbits.IDISSEN = 1; DELAY; CTMUCONHbits.IDISSEN = 0; CTMUCONLbits.EDG1STAT = 1; DELAY; CTMUCONLbits.EDG1STAT = 0; PIR1bits.ADIF = 0; ADCON0bits.GO=1; while(!PIR1bits.ADIF); Vread = ADRES; PIR1bits.ADIF = 0; VTot += Vread; } Vavg = (float)(VTot/10.000); Vcal = (float)(Vavg/ADSCALE*ADREF); CTMUISrc = Vcal/RCAL; } //Average of 10 readings //CTMUISrc is in 1/100ths of uA //Enable the CTMU //drain charge on the circuit //wait 125us //end drain of circuit //Begin charging the circuit //using CTMU current source //wait for 125us //Stop charging circuit //make sure A/D Int not set //and begin A/D conv. //Wait for A/D convert complete //Get the value from the A/D //Clear A/D Interrupt Flag //Add the reading to the total 2010 Microchip Technology Inc. Preliminary DS39960B-page 391 PIC18F87K22 FAMILY 27.4.2 CAPACITANCE CALIBRATION There is a small amount of capacitance from the internal A/D Converter sample capacitor as well as stray capacitance from the circuit board traces and pads that affect the precision of capacitance measurements. A measurement of the stray capacitance can be taken by making sure the desired capacitance to be measured has been removed. After removing the capacitance to be measured: 1. 2. 3. 4. 5. 6. Initialize the A/D Converter and the CTMU. Set EDG1STAT (= 1). Wait for a fixed delay of time, t. Clear EDG1STAT. Perform an A/D conversion. Calculate the stray and A/D sample capacitances: COFFSET = CSTRAY + CAD = (I * t)/V This measured value is then stored and used for calculations of time measurement or subtracted for capacitance measurement. For calibration, it is expected that the capacitance of CSTRAY + CAD is approximately known; CAD is approximately 4 pF. An iterative process may be required to adjust the time, t, that the circuit is charged to obtain a reasonable voltage reading from the A/D Converter. The value of t may be determined by setting COFFSET to a theoretical value and solving for t. For example, if CSTRAY is theoretically calculated to be 11 pF, and V is expected to be 70% of VDD or 2.31V, t would be: (4 pF + 11 pF) * 2.31V/0.55 A or 63 s. See Example 27-3 for a typical routine for CTMU capacitance calibration. Where: * I is known from the current source measurement step * t is a fixed delay * V is measured by performing an A/D conversion DS39960B-page 392 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY EXAMPLE 27-3: CAPACITANCE CALIBRATION ROUTINE #include "p18cxxx.h" #define #define #define #define #define #define COUNT 25 ETIME COUNT*2.5 DELAY for(i=0;i //drain charge on the circuit //wait 125us //end drain of circuit //Begin charging the circuit //using CTMU current source //wait for 125us //Stop charging circuit //make sure A/D Int not set //and begin A/D conv. //Wait for A/D convert complete Vread = ADRES; PIR1bits.ADIF = 0; VTot += Vread; } //Get the value from the A/D //Clear A/D Interrupt Flag //Add the reading to the total Vavg = (float)(VTot/10.000); //Average of 10 readings Vcal = (float)(Vavg/ADSCALE*ADREF); CTMUISrc = Vcal/RCAL; //CTMUISrc is in 1/100ths of uA CTMUCap = (CTMUISrc*ETIME/Vcal)/100; } 2010 Microchip Technology Inc. Preliminary DS39960B-page 393 PIC18F87K22 FAMILY 27.5 Measuring Capacitance with the CTMU 27.5.2 RELATIVE CHARGE MEASUREMENT Not all applications require precise capacitance measurements. When detecting a valid press of a capacitance-based switch, only a relative change of capacitance needs to be detected. In such an application, when the switch is open (or not touched), the total capacitance is the capacitance of the combination of the board traces, the A/D Converter and other elements. A larger voltage will be measured by the A/D Converter. When the switch is closed (or touched), the total capacitance is larger due to the addition of the capacitance of the human body to the above listed capacitances and a smaller voltage will be measured by the A/D Converter. To detect capacitance changes simply: 1. 2. 3. 4. 5. Initialize the A/D Converter and the CTMU. Set EDG1STAT. Wait for a fixed delay. Clear EDG1STAT. Perform an A/D conversion. There are two ways to measure capacitance with the CTMU. The absolute method measures the actual capacitance value. The relative method only measures for any change in the capacitance. 27.5.1 ABSOLUTE CAPACITANCE MEASUREMENT For absolute capacitance measurements, both the current and capacitance calibration steps found in Section 27.4 "Calibrating the CTMU Module" should be followed. To perform these measurements: 1. 2. 3. 4. 5. 6. 7. Initialize the A/D Converter. Initialize the CTMU. Set EDG1STAT. Wait for a fixed delay, T. Clear EDG1STAT. Perform an A/D conversion. Calculate the total capacitance, CTOTAL = (I * T)/V, where: * I is known from the current source measurement step (Section 27.4.1 "Current Source Calibration") * T is a fixed delay * V is measured by performing an A/D conversion Subtract the stray and A/D capacitance (COFFSET from Section 27.4.2 "Capacitance Calibration") from CTOTAL to determine the measured capacitance. The voltage measured by performing the A/D conversion is an indication of the relative capacitance. In this case, no calibration of the current source or circuit capacitance measurement is needed. (For a sample software routine for a capacitive touch switch, see Example 27-4.) 8. DS39960B-page 394 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY EXAMPLE 27-4: ROUTINE FOR CAPACITIVE TOUCH SWITCH #include "p18cxxx.h" #define #define #define #define COUNT 500 DELAY for(i=0;i //storage for reading //assume CTMU and A/D have been setup correctly //see Example 25-1 for CTMU & A/D setup setup(); CTMUCONHbits.CTMUEN = 1; CTMUCONHbits.IDISSEN = 1; DELAY; CTMUCONHbits.IDISSEN = 0; CTMUCONLbits.EDG1STAT = 1; DELAY; CTMUCONLbits.EDG1STAT = 0; PIR1bits.ADIF = 0; ADCON0bits.GO=1; while(!PIR1bits.ADIF); Vread = ADRES; if(Vread < OPENSW - TRIP) { switchState = PRESSED; } else if(Vread > OPENSW - TRIP + HYST) { switchState = UNPRESSED; } } //Enable the CTMU //drain charge on the circuit //wait 125us //end drain of circuit //Begin charging the circuit //using CTMU current source //wait for 125us //Stop charging circuit //make sure A/D Int not set //and begin A/D conv. //Wait for A/D convert complete //Get the value from the A/D 2010 Microchip Technology Inc. Preliminary DS39960B-page 395 PIC18F87K22 FAMILY 27.6 Measuring Time with the CTMU Module It is assumed that the time measured is small enough that the capacitance, COFFSET, provides a valid voltage to the A/D Converter. For the smallest time measurement, always set the A/D Channel Select register (AD1CHS) to an unused A/D channel, the corresponding pin for which is not connected to any circuit board trace. This minimizes added stray capacitance, keeping the total circuit capacitance close to that of the A/D Converter itself (25 pF). To measure longer time intervals, an external capacitor may be connected to an A/D channel and that channel selected whenever making a time measurement. Time can be precisely measured after the ratio (C/I) is measured from the current and capacitance calibration step. To do that: 1. 2. 3. 4. 5. Initialize the A/D Converter and the CTMU. Set EDG1STAT. Set EDG2STAT. Perform an A/D conversion. Calculate the time between edges as T = (C/I) * V, where: * I is calculated in the current calibration step (Section 27.4.1 "Current Source Calibration") * C is calculated in the capacitance calibration step (Section 27.4.2 "Capacitance Calibration") * V is measured by performing the A/D conversion FIGURE 27-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT PIC18F87K22 CTMU CTEDG1 CTEDG2 EDG1 EDG2 Output Pulse A/D Converter CAD RPR Current Source ANX DS39960B-page 396 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 27.7 Creating a Delay with the CTMU Module An example use of the external capacitor feature is interfacing with variable capacitive-based sensors, such as a humidity sensor. As the humidity varies, the pulse-width output on CTPLS will vary. An example use of the CTDIN feature is interfacing with a digital sensor. The CTPLS output pin can be connected to an input capture pin and the varying pulse width measured to determine the sensor's output in the application. To use this feature: 1. 2. 3. 4. If CTMUDS is cleared, initialize Comparator 2. If CTMUDS is cleared, initialize the comparator voltage reference. Initialize the CTMU and enable time delay generation by setting the TGEN bit. Set EDG1STAT. A unique feature on board the CTMU module is its ability to generate system clock independent output pulses based on either an external voltage or an external capacitor value. When using an external voltage, this is accomplished using the CTDIN input pin as a trigger for the pulse delay. When using an external capacitor value, this is accomplished using the internal comparator voltage reference module and Comparator 2 input pin.The pulse is output onto the CTPLS pin. To enable this mode, set the TGEN bit. See Figure 27-4 for an example circuit. When CTMUDS (ODCON3<0>) is cleared, the pulse delay is determined by the output of Comparator 2, and when it is set, the pulse delay is determined by the input of CTDIN. CDELAY is chosen by the user to determine the output pulse width on CTPLS. The pulse width is calculated by T = (CDELAY/I)*V, where I is known from the current source measurement step (Section 27.4.1 "Current Source Calibration") and V is the internal reference voltage (CVREF). When CTMUDS is cleared, as soon as CDELAY charges to the value of the voltage reference trip point, an output pulse is generated on CTPLS. When CTMUDS is set, as soon as CTDIN is set, an output pulse is generated on CTPLS. FIGURE 27-4: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION PIC18F87K22 CTEDG1 EDG1 CTMU CTPLS Current Source Comparator CTMUI C2 CTMUDS CTDIN CDELAY CVREF C1 External Reference External Comparator 2010 Microchip Technology Inc. Preliminary DS39960B-page 397 PIC18F87K22 FAMILY 27.8 Measuring Temperature with the CTMU Module source the current to the diode. The ADC reading will reflect the temperature. With the increase, the ADC readings will go low. This can be used for low-cost temperature measurement applications. The CTMU, along with an internal diode, can be used to measure the temperature. The ADC can be connected to the internal diode and the CTMU module can EXAMPLE 27-5: ROUTINE FOR TEMPERATURE MEASUREMENT USING INTERNAL DIODE // Initialize CTMU CTMUICON = 0x03; CTMUCONHbits.CTMUEN = 1; CTMUCONLbits.EDG1STAT = 1; // Initialize ADC ADCON0 = 0xE5; ADCON1 = 0x00; ADCON2 = 0xBE; ADCON0bits.GO = 1; while(ADCON0bits.G0); Temp = ADRES; // Enable ADC and connect to Internal diode //Right Justified // Start conversion // Read ADC results (inversely proportional to temperature) Note: The temperature diode is not calibrated or standardized; the user must calibrate the diode to their application. DS39960B-page 398 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 27.9 27.9.1 Operation During Sleep/Idle Modes SLEEP MODE case, if the module is performing an operation when Idle mode is invoked, the results will be similar to those with Sleep mode. When the device enters any Sleep mode, the CTMU module current source is always disabled. If the CTMU is performing an operation that depends on the current source when Sleep mode is invoked, the operation may not terminate correctly. Capacitance and time measurements may return erroneous values. 27.10 Effects of a Reset on CTMU Upon Reset, all registers of the CTMU are cleared. This disables the CTMU module, turns off its current source and returns all configuration options to their default settings. The module needs to be re-initialized following any Reset. If the CTMU is in the process of taking a measurement at the time of Reset, the measurement will be lost. A partial charge may exist on the circuit that was being measured, which should be properly discharged before the CTMU makes subsequent attempts to make a measurement. The circuit is discharged by setting and clearing the IDISSEN bit (CTMUCONH<1>) while the A/D Converter is connected to the appropriate channel. 27.9.2 IDLE MODE The behavior of the CTMU in Idle mode is determined by the CTMUSIDL bit (CTMUCONH<5>). If CTMUSIDL is cleared, the module will continue to operate in Idle mode. If CTMUSIDL is set, the module's current source is disabled when the device enters Idle mode. In this TABLE 27-1: Name REGISTERS ASSOCIATED WITH CTMU MODULE Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 CTMUCONH CTMUCONL CTMUICON PIR3 PIE3 IPR3 Legend: CTMUEN EDG2POL ITRIM5 TMR5GIF TMR5GIE TMR5GIP -- EDG2SEL1 ITRIM4 -- -- -- CTMUSIDL EDG2SEL0 ITRIM3 RC2IF RC2IE RC2IP TGEN EDG1POL ITRIM2 TX2IF TX2IE TX2IP EDGEN EDG1SEL1 ITRIM1 CTMUIF CTMUIE CTMUIP EDGSEQEN EDG1SEL0 ITRIM0 CCP2IF CCP2IE CCP2IP IDISSEN EDG2STAT IRNG1 CCP1IF CCP1IE CCP1IP CTTRIG EDG1STAT IRNG0 RTCCIF RTCCIE RTCCIP -- = unimplemented, read as `0'. Shaded cells are not used during ECCP operation. 2010 Microchip Technology Inc. Preliminary DS39960B-page 399 PIC18F87K22 FAMILY NOTES: DS39960B-page 400 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 28.0 SPECIAL FEATURES OF THE CPU 28.1 Configuration Bits The Configuration bits can be programmed (read as `0') or left unprogrammed (read as `1') to select various device configurations. These bits are mapped starting at program memory location, 300000h. The user will note that address, 300000h, is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFFh), which can only be accessed using table reads and table writes. Software programming the Configuration registers is done in a manner similar to programming the Flash memory. The WR bit in the EECON1 register starts a self-timed write to the Configuration register. In normal operation mode, a TBLWT instruction with the TBLPTR pointing to the Configuration register sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration register. The Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a `1' or a `0' into the cell. For additional details on Flash programming, refer to Section 7.5 "Writing to Flash Program Memory". The PIC18F87K22 family of devices includes several features intended to maximize reliability and minimize cost through elimination of external components. These include: * Oscillator Selection * Resets: - Power-on Reset (POR) - Power-up Timer (PWRT) - Oscillator Start-up Timer (OST) - Brown-out Reset (BOR) * Interrupts * Watchdog Timer (WDT) and On-chip Regulator * Fail-Safe Clock Monitor * Two-Speed Start-up * Code Protection * ID Locations * In-Circuit Serial ProgrammingTM The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in Section 3.0 "Oscillator Configurations". A complete discussion of device Resets and interrupts is available in previous sections of this data sheet. In addition to their Power-up and Oscillator Start-up Timers provided for Resets, the PIC18F87K22 family of devices has a Watchdog Timer, which is either permanently enabled via the Configuration bits or software controlled (if configured as disabled). The inclusion of an internal RC oscillator (LF-INTOSC) also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays. All of these features are enabled and configured by setting the appropriate Configuration register bits. 2010 Microchip Technology Inc. Preliminary DS39960B-page 401 PIC18F87K22 FAMILY TABLE 28-1: File Name 300000h CONFIG1L 300001h CONFIG1H 300002h CONFIG2L 300003h CONFIG2H 300004h CONFIG3L 300006h CONFIG4L 300008h CONFIG5L 300009h CONFIG5H 30000Bh CONFIG6H 30000Dh CONFIG7H 3FFFFEh DEVID1(3) 3FFFFFh DEVID2(3) Legend: Note 1: 2: 3: CONFIGURATION BITS AND DEVICE IDs Bit 7 -- IESO -- -- WAIT (2) Bit 6 XINST FCMEN WDTPS4 BW (2) Bit 5 -- -- WDTPS3 ABW1 -- -- CP5(1) -- WRT5(1) WRTC EBTR5 -- DEV0 DEV8 (1) (2) Bit 4 Bit 3 Bit 2 Bit 1 -- FOSC1 BOREN0 WDTEN1 -- -- CP1 -- WRT1 -- EBTR1 -- REV1 DEV4 Bit 0 RETEN FOSC0 PWRTEN WDTEN0 RTCOSC STVREN CP0 -- WRT0 -- EBTR0 -- REV0 DEV3 Default/ Unprogrammed Value -1-1 1--1 00-0 1000 -111 1111 -111 1111 ---- ---1 1--- 1-11 1--1 ---1 1111 1111 11-- ---1111 1111 111- ---1111 1111 -1-- ---xxxx xxxx xxxx xxxx SOSCSEL1 SOSCSEL0 INTOSCSEL PLLCFG BORV1 WDTPS2 ABW0 -- BBSIZ0 CP4(1) -- WRT4(1) -- EBTR4 -- REV4 DEV7 (1) (2) FOSC3 BORV0 WDTPS1 EASHFT -- CP3 -- WRT3 -- EBTR3 -- REV3 DEV6 (2) FOSC2 BOREN1 WDTPS0 -- -- -- CP2 -- WRT2 -- EBTR2 -- REV2 DEV5 BORPWR1 BORWPR0 300005h CONFIG3H MCLRE DEBUG CP7(1) CPD WRTD (1) -- -- CP6(1) CPB WRT6(1) WRTB EBTR6 (1) MSSPMSK ECCPMX(2) CCP2MX 30000Ah CONFIG6L WRT7(1) 30000Ch CONFIG7L EBTR7 -- DEV2 DEV10 EBTRB DEV1 DEV9 x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as `0'. Implemented only on the PIC18F67K22 and PIC18F87K22 devices. Implemented only on the 80-pin devices (PIC18F8XK22). See Register 28-14 for DEVID1 values. DEVID registers are read-only and cannot be programmed by the user. DS39960B-page 402 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 28-1: U-0 -- bit 7 Legend: CONFIG1L: CONFIGURATION REGISTER 1 LOW (BYTE ADDRESS 300000h) R/P-1 XINST U-0 -- R/P-1 R/P-1 R/P-1 INTOSCSEL U-0 -- R/P-1 RETEN bit 0 P = Programmable bit W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown SOSCSEL1 SOSCSEL0 R = Readable bit -n = Value at POR bit 7 bit 6 Unimplemented: Read as `0' XINST: Extended Instruction Set Enable bit 1 = Instruction set extension and Indexed Addressing mode are enabled 0 = Instruction set extension and Indexed Addressing mode are disabled (Legacy mode) Unimplemented: Read as `0' SOSCSEL<1:0>: SOSC Power Selection and Mode Configuration bits 11 = High-power SOSC circuit selected 10 = Digital (SCLKI) mode; I/O port functionality of RC0 and RC1 enabled 01 = Low-power SOSC circuit selected 00 = Reserved INTOSCSEL: LF-INTOSC Low-power Enable bit 1 = LF-INTOSC in High-Power mode during Sleep 0 = LF-INTOSC in Low-Power mode during Sleep Unimplemented: Read as `0' RETEN: VREG Sleep Enable bit 1 = Regulator power while in Sleep mode is controlled by VREGSLP (WDTCON<7>) 0 = Regulator power while in Sleep mode is controlled by SRETEN (WDTCON<4>). Ultra low-power regulator is enabled. bit 5 bit 4-3 bit 2 bit 1 bit 0 2010 Microchip Technology Inc. Preliminary DS39960B-page 403 PIC18F87K22 FAMILY REGISTER 28-2: R/P-0 IESO bit 7 Legend: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h) R/P-0 U-0 -- U-0 PLLCFG(1) R/P-1 FOSC3(2) R/P-0 FOSC2(2) R/P-0 FOSC1(2) R/P-0 FOSC0(2) bit 0 P = Programmable bit W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown FCMEN R = Readable bit -n = Value at POR bit 7 IESO: Internal/External Oscillator Switchover bit 1 = Two-Speed Start-up is enabled 0 = Two-Speed Start-up is disabled FCMEN: Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor is enabled 0 = Fail-Safe Clock Monitor is disabled Unimplemented: Read as `0' PLLCFG: 4x PLL Enable bit(1) 1 = Oscillator is multiplied by 4 0 = Oscillator is used directly FOSC<3:0>: Oscillator Selection bits(2) 1101 = EC1, EC oscillator (low power, DC-160 kHz) 1100 = EC1IO, EC oscillator with CLKOUT function on RA6 (low power, DC-160 kHz) 1011 = EC2, EC oscillator (medium power, 160 kHz-4 MHz) 1010 = EC2IO, EC oscillator with CLKOUT function on RA6 (medium power, DC-160 kHz) 1001 = INTIO1, internal RC oscillator with CLKOUT function on RA6 1000 = INTIO2, internal RC oscillator 0111 = RC, external RC oscillator 0110 = RCIO, external RC oscillator with CKLOUT function on RA6 0101 = EC3, EC oscillator (high power, 4 MHz-64 MHz) 0100 = EC3IO, EC oscillator with CLKOUT function on RA6 (high power, 4 MHz-64 MHz) 0011 = HS1, HS oscillator (medium power, 4 MHz-16 MHz) 0010 = HS2, HS oscillator (high power, 16 MHz-25 MHz) 0001 = XT oscillator 0000 = LP oscillator bit 6 bit 5 bit 4 bit 3-0 Note 1: 2: Not valid for the INTIOx PLL mode. INTIO + PLL can be enabled only by the PLLEN bit (OSCTUNE<6>). Other PLL modes can be enabled by either the PLLEN bit or the PLLCFG (CONFIG1H<4>) bit. DS39960B-page 404 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 28-3: U-0 -- bit 7 Legend: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h) R/P-1 R/P-1 (1) R/P-1 (1) R/P-1 BORV0 (1) R/P-1 BOREN1 (2) R/P-1 BOREN0 (2) R/P-1 PWRTEN(2) bit 0 BORPWR1 BORPWR0 BORV1 (1) P = Programmable bit W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R = Readable bit -n = Value at POR bit 7 bit 6-5 Unimplemented: Read as `0' BORPWR<1:0>: BORMV Power-Level bits(1) 11 = ZPBORVMV instead of BORMV is selected 10 = BORMV is set to a high-power level 01 = BORMV is set to a medium-power level 00 = BORMV is set to a low-power level BORV<1:0>: Brown-out Reset Voltage bits(1) 11 = VBORMV is set to 1.8V 10 = VBORMV is set to 2.0V 01 = VBORMV is set to 2.7V 00 = VBORMV is set to 3.0V BOREN<1:0>: Brown-out Reset Enable bits(2) 11 = Brown-out Reset is enabled in hardware only (SBOREN is disabled) 10 = Brown-out Reset is enabled in hardware only and disabled in Sleep mode (SBOREN is disabled) 01 = Brown-out Reset is enabled and controlled by software (SBOREN is enabled) 00 = Brown-out Reset is disabled in hardware and software PWRTEN: Power-up Timer Enable bit(2) 1 = PWRT is disabled 0 = PWRT is enabled bit 4-3 bit 2-1 bit 0 Note 1: 2: For the specifications, see Section 31.1 "DC Characteristics: Supply Voltage PIC18F87K22 Family (Industrial)". The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently controlled. 2010 Microchip Technology Inc. Preliminary DS39960B-page 405 PIC18F87K22 FAMILY REGISTER 28-4: U-0 -- bit 7 Legend: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h) R/P-1 R/P-1 WDTPS3 R/P-1 WDTPS2 R/P-1 WDTPS1 R/P-1 WDTPS0 R/P-1 WDTEN1 R/P-1 WDTEN0 bit 0 P = Programmable bit W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown WDTPS4 R = Readable bit -n = Value at POR bit 7 bit 6-2 Unimplemented: Read as `0' WDTPS<4:0>: Watchdog Timer Postscale Select bits 10101-11111 = Reserved 10100 = 1:1,048,576 (4,194.304s) 10011 = 1:524,288 (2,097.152s) 10010 = 1:262,144 (1,048.576s) 10001 = 1:131,072 (524.288s) 10000 = 1:65,536 (262.144s) 01111 = 1:32,768 (131.072s) 01110 = 1:16,384 (65.536s) 01101 = 1:8,192 (32.768s) 01100 = 1:4,096 (16.384s) 01011 = 1:2,048 (8.192s) 01010 = 1:1,024 (4.096s) 01001 = 1:512 (2.048s) 01000 = 1:256 (1.024s) 00111 = 1:128 (512 ms) 00110 = 1:64 (256 ms) 00101 = 1:32 (128 ms) 00100 = 1:16 (64 ms) 00011 = 1:8 (32 ms) 00010 = 1:4 (16 ms) 00001 = 1:2 (8 ms) 00000 = 1:1 (4 ms) WDTEN<1:0>: Watchdog Timer Enable bits 11 = WDT is enabled in hardware; SWDTEN bit is disabled 10 = WDT is controlled by the SWDTEN bit setting 01 = WDT is enabled only while the device is active and disabled in Sleep mode; SWDTEN bit is disabled 00 = WDT is disabled in hardware; SWDTEN bit is disabled bit 1-0 DS39960B-page 406 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 28-5: U-0 WAIT(1) bit 7 Legend: CONFIG3L: CONFIGURATION REGISTER 3 LOW (BYTE ADDRESS 300004h) U-0 BW(1) U-0 ABW1(1) U-0 ABW0(1) U-0 EASHFT(1) U-0 -- U-0 -- R/P-1 RTCOSC bit 0 P = Programmable bit W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R = Readable bit -n = Value at POR bit 7 WAIT: External Bus Wait Enable bit(1) 1 = Wait states on the external bus are disabled 0 = Wait states on the external bus are enabled and selected by MEMCON <5:4> BW: Data Bus Width Select bit(1) 1 = 16-Bit Data Width modes 0 = 8-Bit Data Width modes ABW: External Memory Bus Configuration bits(1) 11 = 20-Bit Address mode 10 = 16-Bit Address mode 01 = 12-Bit Address mode 00 = 8-Bit Address mode (Microcontroller mode) EASHFT: External Address Bus Shift Enable bit(1) 1 = Address shifting is enabled; external address is shifted to start at 000000h 0 = Address shifting is disabled; external address bus reflects the PC value Unimplemented: Read as `0' RTCOSC: RTCC Reference Clock Select bit 1 = RTCC uses SOSC as the reference clock 0 = RTCC uses LF-INTOSC as the reference clock bit 6 bit 5-4 bit 3 bit 2-1 bit 0 Note 1: This feature is only available on 80-pin devices. 2010 Microchip Technology Inc. Preliminary DS39960B-page 407 PIC18F87K22 FAMILY REGISTER 28-6: R/P-1 MCLRE bit 7 Legend: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h) U-0 -- U-0 -- U-0 -- R/P-1 MSSPMSK U-0 -- R/P-1 ECCPMX(1) R/P-1 CCP2MX bit 0 P = Programmable bit W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R = Readable bit -n = Value at POR bit 7 MCLRE: MCLR Pin Enable bit 1 = MCLR pin is enabled; RG5 input pin is disabled 0 = RG5 input pin is enabled; MCLR is disabled Unimplemented: Read as `0' MSSPMSK: MSSP V3 7-Bit Address Masking Mode Enable bit 1 = 7-Bit Address Masking mode is enabled 0 = 5-Bit Address Masking mode is enabled Unimplemented: Read as `0' ECCPMX: ECCP MUX bit(1) 1= - Enhanced CCP1 (P1B/P1C) is multiplexed onto RE6 and RE5, CCP6 onto RE6, and CCP7 onto RE5 - Enhanced CCP3 (P3B/P3C) is multiplexed onto RE4 and RE3, CCP6 onto RE4 and CCP7 onto RE3 0= - Enhanced CCP1 (P1B/P1C) is multiplexed onto RH7 and RH6, CCP8 onto RH7, and CCP9 onto RH6 - Enhanced CCP3 (P3B/P3C) is multiplexed onto RH5 and RH4, CCP8 onto RH5 and CCP9 onto RH4 CCP2MX: ECCP2 MUX bit 1 = ECCP2 is multiplexed with RC1 0 = ECCP2 is multiplexed with RB3 in Extended Microcontroller mode; ECCP2 is multiplexed with RE7 in Microcontroller mode bit 6-4 bit 3 bit 2 bit 1 bit 0 Note 1: This feature is only available on 80-pin devices. DS39960B-page 408 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 28-7: R/P-1 DEBUG bit 7 Legend: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h) U-0 -- U-0 -- R/P-0 BBSIZ0 U-0 -- U-0 -- U-0 -- R/P-1 STVREN bit 0 P = Programmable bit W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R = Readable bit -n = Value at POR bit 7 DEBUG: Background Debugger Enable bit 1 = Background debugger is disabled, RB6 and RB7 are configured as general purpose I/O pins 0 = Background debugger is enabled, RB6 and RB7 are dedicated to In-Circuit Debug Unimplemented: Read as `0' BBSIZ0: Boot Block Size Select bit 1 = 2 kW boot block size 0 = 1 kW boot block size Unimplemented: Read as `0' STVREN: Stack Full/Underflow Reset Enable bit 1 = Stack full/underflow will cause Reset 0 = Stack full/underflow will not cause Reset bit 6-5 bit 4 bit 3-1 bit 0 2010 Microchip Technology Inc. Preliminary DS39960B-page 409 PIC18F87K22 FAMILY REGISTER 28-8: R/C-1 CP7(1) bit 7 Legend: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h) R/C-1 CP6(1) R/C-1 CP5(1) R/C-1 CP5(1) R/C-1 CP3 R/C-1 CP2 R/C-1 CP1 R/C-1 CP0 bit 0 C = Clearable bit W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R = Readable bit -n = Value at POR bit 7 CP7: Code Protection bit(1) 1 = Block 7, not code-protected(2) 0 = Block 7, code-protected(2) CP6: Code Protection bit(1) 1 = Block 6, not code-protected(2) 0 = Block 6, code-protected(2) CP5: Code Protection bit(1) 1 = Block 5, not code-protected(2) 0 = Block 5, code-protected(2) CP4: Code Protection bit(1) 1 = Block 4, not code-protected(2) 0 = Block 4, code-protected(2) CP3: Code Protection bit 1 = Block 3, not code-protected(2) 0 = Block 3, code-protected(2) CP2: Code Protection bit 1 = Block 2, not code-protected(2) 0 = Block 2, code-protected(2) CP1: Code Protection bit 1 = Block 1, not code-protected(2) 0 = Block 1, code-protected(2) CP0: Code Protection bit 1 = Block 0, not code-protected(2) 0 = Block 0, code-protected(2) bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: 2: This bit is available only on PIC18F67K22 and PIC18F87K22. For the memory size of the blocks, see Figure 28-6. DS39960B-page 410 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 28-9: R/C-1 CPD bit 7 Legend: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h) R/C-1 CPB U-0 -- U-0 -- U-0 -- U-0 -- U-0 -- U-0 -- bit 0 C = Clearable bit W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R = Readable bit -n = Value at POR bit 7 CPD: Data EEPROM Code Protection bit 1 = Data EEPROM is not code-protected 0 = Data EEPROM is code-protected CPB: Boot Block Code Protection bit 1 = Boot block, not code-protected(1) 0 = Boot block, code-protected(1) Unimplemented: Read as `0' bit 6 bit 5-0 Note 1: For the memory size of the blocks, see Figure 28-6. The boot block size changes with BBSIZ0. 2010 Microchip Technology Inc. Preliminary DS39960B-page 411 PIC18F87K22 FAMILY REGISTER 28-10: CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah) R/C-1 WRT7(1) bit 7 Legend: R/C-1 WRT6(1) R/C-1 WRT5(1) R/C-1 WRT4(1) R/C-1 WRT3 R/C-1 WRT2 R/C-1 WRT1 R/C-1 WRT0 bit 0 C = Clearable bit W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R = Readable bit -n = Value at POR bit 7 WRT7: Write Protection bit(1) 1 = Block 7(2), not write-protected 0 = Block 7(2), write-protected WRT6: Write Protection bit(1) 1 = Block 6(2), not write-protected 0 = Block 6(2), write-protected WRT5: Write Protection bit(1) 1 = Block 5(2), not write-protected 0 = Block 5(2), write-protected WRT4: Write Protection bit(1) 1 = Block 4(2), not write-protected 0 = Block 4(2), write-protected WRT3: Write Protection bit 1 = Block 3(2), not write-protected 0 = Block 3(2), write-protected WRT2: Write Protection bit 1 = Block 2(2), not write-protected 0 = Block 2(2), write-protected WRT1: Write Protection bit 1 = Block 1(2), not write-protected 0 = Block 1(2), write-protected WRT0: Write Protection bit 1 = Block 0(2), not write-protected 0 = Block 0(2), write-protected bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: 2: This bit is available only on PIC18F67K22 and PIC18F87K22. For the memory size of the blocks, see Figure 28-6. DS39960B-page 412 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 28-11: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh) R/C-1 WRTD bit 7 Legend: R/C-1 WRTB R-1 WRTC(1) U-0 -- U-0 -- U-0 -- U-0 -- U-0 -- bit 0 C = Clearable bit W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R = Readable bit -n = Value at POR bit 7 WRTD: Data EEPROM Write Protection bit 1 = Data EEPROM not write-protected 0 = Data EEPROM write-protected WRTB: Boot Block Write Protection bit 1 = Boot block, not write-protected(2) 0 = Boot block, write-protected(2) WRTC: Configuration Register Write Protection bit(1) 1 = Configuration registers, not write-protected(2) 0 = Configuration registers, write-protected(2) Unimplemented: Read as `0' bit 6 bit 5 bit 4-0 Note 1: 2: This bit is read-only in normal execution mode; it can be written only in Program mode. For the memory size of the blocks, see Figure 28-6. 2010 Microchip Technology Inc. Preliminary DS39960B-page 413 PIC18F87K22 FAMILY REGISTER 28-12: CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch) R/C-1 EBTR7(1) bit 7 Legend: R/C-1 EBTR6(1) R/C-1 EBTR5(1) R/C-1 EBTR4(1) R/C-1 EBTR3 R/C-1 EBTR2 R/C-1 EBTR1 R/C-1 EBTR0 bit 0 C = Clearable bit W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R = Readable bit -n = Value at POR bit 7 EBTR7: Table Read Protection bit(1) 1 = Block 7(2), not protected from table reads executed in other blocks 0 = Block 7(2), protected from table reads executed in other blocks EBTR6: Table Read Protection bit(1) 1 = Block 6(2), not protected from table reads executed in other blocks 0 = Block 6(2), protected from table reads executed in other blocks EBTR5: Table Read Protection bit(1) 1 = Block 5(2), not protected from table reads executed in other blocks 0 = Block 5(2), protected from table reads executed in other blocks EBTR4: Table Read Protection bit(1) 1 = Block 4(2), not protected from table reads executed in other blocks 0 = Block 4(2), protected from table reads executed in other blocks EBTR3: Table Read Protection bit 1 = Block 3(2), not protected from table reads executed in other blocks 0 = Block 3(2), protected from table reads executed in other blocks EBTR2: Table Read Protection bit 1 = Block 2(2), not protected from table reads executed in other blocks 0 = Block 2(2), protected from table reads executed in other blocks EBTR1: Table Read Protection bit 1 = Block 1(2), not protected from table reads executed in other blocks 0 = Block 1(2), protected from table reads executed in other blocks EBTR0: Table Read Protection bit 1 = Block 0(2), not protected from table reads executed in other blocks 0 = Block 0(2), protected from table reads executed in other blocks bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: 2: This bit is available only on PIC18F67K22 and PIC18F87K22. For the memory size of the blocks, see Figure 28-6. DS39960B-page 414 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY REGISTER 28-13: CONFIG7H: CONFIGURATION REGISTER 7 HIGH (BYTE ADDRESS 30000Dh) U-0 -- bit 7 Legend: R/C-1 EBTRB U-0 -- U-0 -- U-0 -- U-0 -- U-0 -- U-0 -- bit 0 C = Clearable bit W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown R = Readable bit -n = Value at POR bit 7 bit 6 Unimplemented: Read as `0' EBTRB: Boot Block Table Read Protection bit 1 = Boot block, not protected from table reads executed in other blocks(1) 0 = Boot block, protected from table reads executed in other blocks(1) Unimplemented: Read as `0' bit 5-0 Note 1: For the memory size of the blocks, see Figure 28-6. 2010 Microchip Technology Inc. Preliminary DS39960B-page 415 PIC18F87K22 FAMILY REGISTER 28-14: DEVID1: DEVICE ID REGISTER 1 FOR THE PIC18F87K22 FAMILY R DEV2 bit 7 Legend: R DEV1 R DEV0 R REV4 R REV3 R REV2 R REV1 R REV0 bit 0 R = Readable bit -n = Value at POR bit 7-5 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown DEV<2:0>: Device ID bits Devices with DEV<10:3> of 0101 0010 (see DEVID2): 010 = PIC18F65K22 000 = PIC18F66K22 101 = PIC18F85K22 011 = PIC18F86K22 Devices with DEV<10:3> of 0101 0001: 000 = PIC18F67K22 010 = PIC18F87K22 REV<4:0>: Revision ID bits These bits are used to indicate the device revision. bit 4-0 REGISTER 28-15: DEVID2: DEVICE ID REGISTER 2 FOR THE PIC18F87K22 FAMILY R DEV10(1) bit 7 Legend: R DEV9(1) R DEV8(1) R DEV7(1) R DEV6(1) R DEV5(1) R DEV4(1) R DEV3(1) bit 0 R = Readable bit -n = Value at POR bit 7-0 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown DEV<10:3>: Device ID bits(1) These bits are used with the DEV<2:0> bits in the Device ID Register 1 to identify the part number. 0101 0010 = PIC18F65K22, PIC18F66K22, PIC18F85K22 and PIC18F86K22 0101 0001 = PIC18F67K22 and PIC18F87K22 Note 1: These values for DEV<10:3> may be shared with other devices. The specific device is always identified by using the entire DEV<10:0> bit sequence. DS39960B-page 416 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 28.2 Watchdog Timer (WDT) For the PIC18F87K22 family of devices, the WDT is driven by the LF-INTOSC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the LF-INTOSC oscillator. The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in Configuration Register 2H. Available periods range from 4 ms to 4,194 seconds (about one hour). The WDT and postscaler are cleared when any of the following events occur: a SLEEP or CLRWDT instruction is executed, the IRCF bits (OSCCON<6:4>) are changed or a clock failure has occurred. The WDT can be operated in one of four modes as determined by CONFIG2H Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed. 2: Changing the setting of the IRCF bits (OSCCON<6:4>) clears the WDT and postscaler counts. 3: When a CLRWDT instruction is executed, the postscaler count will be cleared. FIGURE 28-1: WDT BLOCK DIAGRAM WDT enabled, SWDTEN disabled WDT controlled with SWDTEN bit setting WDT enabled only while device active, disabled WDT disabled in hardware, SWDTEN disabled WDTEN1 WDTEN0 INTRC Source Change on IRCF bits CLRWDT Enable WDT WDT Counter 128 Wake-up from Power-Managed Modes Programmable Postscaler 1:1 to 1:1,048,576 4 Reset WDT Reset All Device Resets WDTPS<3:0> Sleep SWDTEN WDTEN<1:0> INTRC Source Enable WDT 2010 Microchip Technology Inc. Preliminary DS39960B-page 417 PIC18F87K22 FAMILY 28.2.1 CONTROL REGISTER Register 28-16 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT Enable Configuration bit, but only if the Configuration bit has disabled the WDT. REGISTER 28-16: WDTCON: WATCHDOG TIMER CONTROL REGISTER R/W-0 REGSLP bit 7 Legend: U-0 -- R-x ULPLVL R/W-0 SRETEN(2) U-0 -- R/W-0 ULPEN R/W-0 ULPSINK R/W-0 SWDTEN(1) bit 0 R = Readable bit -n = Value at POR bit 7 W = Writable bit `1' = Bit is set U = Unimplemented bit, read as `0' `0' = Bit is cleared x = Bit is unknown REGSLP: Regulator Voltage Sleep Enable bit 1 = Regulator goes into Low-Power mode when device's Sleep mode is enabled 0 = Regulator stays in normal mode when device's Sleep mode is activated Unimplemented: Read as `0' ULPLVL: Ultra Low-Power Wake-up Output bit Not valid unless ULPEN = 1. 1 = Voltage on RA0 pin > ~ 0.5V 0 = Voltage on RA0 pin < ~ 0.5V. SRETEN: Regulator Voltage Sleep Disable bit(2) 1 = If RETEN (CONFIG1L<0>) = 0 and the regulator is enabled, the device goes into Ultra Low-Power mode in Sleep 0 = The regulator is on when device's Sleep mode is enabled and the Low-Power mode is controlled by REGSLP Unimplemented: Read as `0' ULPEN: Ultra Low-Power Wake-up Module Enable bit 1 = Ultra low-power wake-up module is enabled; ULPLVL bit indicates the comparator output 0 = Ultra low-power wake-up module is disabled ULPSINK: Ultra Low-Power Wake-up Current Sink Enable bit Not valid unless ULPEN = 1. 1 = Ultra low-power wake-up current sink is enabled 0 = Ultra low-power wake-up current sink is disabled SWDTEN: Software Controlled Watchdog Timer Enable bit(1) 1 = Watchdog Timer is on 0 = Watchdog Timer is off bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Note 1: 2: This bit has no effect if the Configuration bits, WDTEN<1:0>, are enabled. This bit is available only when ENVREG = 1 and RETEN = 0. TABLE 28-2: Name SUMMARY OF WATCHDOG TIMER REGISTERS Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 RCON WDTCON Legend: IPEN REGSLP SBOREN -- CM ULPLVL RI SRETEN TO -- PD ULPEN POR ULPSINK BOR SWDTEN -- = unimplemented, read as `0'. Shaded cells are not used by the Watchdog Timer. DS39960B-page 418 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 28.3 On-Chip Voltage Regulator FIGURE 28-2: All of the PIC18F87K22 family devices power their core digital logic at a nominal 3.3V. For designs that are required to operate at a higher typical voltage, such as 5V, all family devices incorporate two on-chip regulators that allows the device to run its core logic from VDD. Those regulators are: * Normal on-chip regulator * Ultra Low-Power, on-chip regulator The hardware configuration of these regulators are the same and are explained in Section 28.3.1 "Regulator Enable/Disable By Hardware". The regulators' only differences relate to when the device enters Sleep, as explained in Section 28.3.2 "Operation of Regulator in Sleep". CF CONNECTIONS FOR THE ON-CHIP REGULATOR Regulator Enabled (ENVREG tied to VDD): 5V PIC18F87K22 VDD ENVREG VDDCORE/VCAP VSS Regulator Disabled (ENVREG tied to VSS): 28.3.1 REGULATOR ENABLE/DISABLE BY HARDWARE 3.3V(1) PIC18F87K22 The regulator can be enabled or disabled only by hardware. The regulator is controlled by the ENVREG pin and the VDDCORE/VCAP pin. VDD ENVREG VDDCORE/VCAP (2) 28.3.1.1 Regulator Enable Mode Tying VDD to the pin enables the regulator, which in turn, provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR filter capacitor must be connected to the VDDCORE/VCAP pin (see Figure 28-2). This helps maintain the regulator's stability. The recommended value for the filter capacitor is given in Section 31.2 "DC Characteristics: PowerDown and Supply Current PIC18F87K22 Family (Industrial)". VSS Note 1: 28.3.1.2 Regulator Disable Mode 2: If the regulator is disabled by connecting Vss to the ENVREG pin, the power to the core is supplied directly by VDD. The voltage levels for VDD must not exceed the specified VDDCORE levels. A bypass capacitor should be connected to the VDDCORE/VCAP pin, but is not required. Whether or not the regulator is used, it is always a good practice to have sufficient capacitance on all supply pins. When the regulator is being used, the overall voltage budget is very tight. The regulator should operate the device down to 1.8V. When VDD drops below 3.3V, the regulator no longer regulates, but the output voltage follows the input until VDD reaches 1.8V. Below this voltage, the output of the regulator output may drop to 0V. These are typical operating voltages. For the full operating ranges of VDD and VDDCORE, see Section 31.2 "DC Characteristics: PowerDown and Supply Current PIC18F87K22 Family (Industrial)". When the regulator is disabled, VDDCORE/ VCAP may be left floating or connected to a bypass capacitor. 2010 Microchip Technology Inc. Preliminary DS39960B-page 419 PIC18F87K22 FAMILY 28.3.2 OPERATION OF REGULATOR IN SLEEP The various modes of regulator operation are shown in Table 28-3. When the ultra low-power regulator is in Sleep mode, the internal reference voltages in the chip will be shut off and any interrupts referring to the internal reference will not wake up the device. If the BOR or LVD is enabled, the regulator will keep the internal references on and the lowest possible current will not be achieved. When using the ultra low-power regulator in Sleep mode, the device will take about 250 s typical to start executing the code after it wakes up. The difference in the two regulators' operation arises with Sleep mode. The ultra low-power regulator gives the device the lowest current in the Regulator Enabled mode. The on-chip regulator can go into a lower power mode when the device goes to Sleep by setting the REGSLP bit (WDTCON<7>). This puts the regulator in a standby mode so that the device consumes much less current. The on-chip regulator can also go into the Ultra LowPower mode, which consumes the lowest current possible with the regulator enabled. This mode is controlled by the RETEN bit (CONFIG1L<0>) and SRETEN bit (WDTCON<4>). TABLE 28-3: Regulator SLEEP MODE REGULATOR SETTINGS(1) Power Mode VREGSLP WDTCON<7> 0 1 0 1 x SRETEN WDTCON<4> x x 0 0 1 RETEN CONFIG1L<0> 1 1 x x 0 Enabled Enabled Enabled Enabled Enabled Note 1: Normal Operation (Sleep) Low-Power mode (Sleep) Normal Operation (Sleep) Low-Power mode (Sleep) Ultra Low-Power mode (Sleep) x -- Indicates that VIT status is invalid. DS39960B-page 420 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 28.4 Two-Speed Start-up The Two-Speed Start-up feature helps to minimize the latency period from oscillator start-up to code execution by allowing the microcontroller to use the INTOSC (LF-INTOSC, MF-INTOSC, HF-INTOSC) oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO Configuration bit. Two-Speed Start-up should be enabled only if the primary oscillator mode is LP, XT or HS (Crystal-Based modes). Other sources do not require an OST start-up delay; for these, Two-Speed Start-up should be disabled. When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI_RUN mode. To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF<2:0>, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF2:0> bits prior to entering Sleep mode. In all other power-managed modes, Two-Speed Startup is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored. 28.4.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP While using the INTOSC oscillator in Two-Speed Startup, the device still obeys the normal command sequences for entering power-managed modes, including multiple SLEEP instructions (refer to Section 4.1.4 "Multiple Sleep Commands"). In practice, this means that user code can change the SCS<1:0> bit settings or issue SLEEP instructions before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator. User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode. FIGURE 28-3: INTOSC Multiplexer OSC1 TIMING TRANSITION FOR TWO-SPEED START-UP (INTOSC TO HSPLL) Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 TOST(1) PLL Clock Output CPU Clock Peripheral Clock Program Counter PC TPLL(1) 1 2 n-1 n Clock Transition(2) PC + 2 OSTS bit Set PC + 4 PC + 6 Wake from Interrupt Event Note 1: 2: TOST = 1024 TOSC; TPLL = 2 ms (approx). These intervals are not shown to scale. Clock transition typically occurs within 2-4 TOSC. 2010 Microchip Technology Inc. Preliminary DS39960B-page 421 PIC18F87K22 FAMILY 28.5 Fail-Safe Clock Monitor The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN Configuration bit. When FSCM is enabled, the LF-INTOSC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 28-4) is accomplished by creating a sample clock signal, which is the output from the LF-INTOSC divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor (CM) latch. The CM is set on the falling edge of the device clock source, but cleared on the rising edge of the sample clock. To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF<2:0>, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF<2:0> bits prior to entering Sleep mode. The FSCM will detect only failures of the primary or secondary clock sources. If the internal oscillator block fails, no failure would be detected nor would any action be possible. 28.5.1 FSCM AND THE WATCHDOG TIMER Both the FSCM and the WDT are clocked by the INTOSC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTOSC oscillator when the FSCM is enabled. As already noted, the clock source is switched to the INTOSC clock when a clock failure is detected. Depending on the frequency selected by the IRCF<2:0> bits, this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, Fail-Safe Clock events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out. FIGURE 28-4: FSCM BLOCK DIAGRAM Clock Monitor Latch (CM) (edge-triggered) Peripheral Clock S Q INTRC Source / 64 488 Hz (2.048 ms) C Q (32 s) 28.5.2 EXITING FAIL-SAFE OPERATION Clock Failure Detected Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 28-5). This causes the following: * The FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>) * The device clock source switches to the internal oscillator block (OSCCON is not updated to show the current clock source - this is the fail-safe condition) * The WDT is reset During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable for timing-sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power-managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 4.1.4 "Multiple Sleep Commands" and Section 28.4.1 "Special Considerations for Using Two-Speed Start-up" for more details. The Fail-Safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 1H (with any required start-up delays that are required for the oscillator mode, such as the OST or PLL timer). The INTOSC multiplexer provides the device clock until the primary clock source becomes ready (similar to a TwoSpeed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock. The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTOSC multiplexer. The OSCCON register will remain in its Reset state until a power-managed mode is entered. DS39960B-page 422 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 28-5: Sample Clock Device Clock Output CM Output (Q) OSCFIF Oscillator Failure FSCM TIMING DIAGRAM Failure Detected CM Test Note: CM Test CM Test The device clock is normally at a much higher frequency than the sample clock. The relative frequencies in this example have been chosen for clarity. 28.5.3 FSCM INTERRUPTS IN POWER-MANAGED MODES By entering a power-managed mode, the clock multiplexer selects the clock source selected by the OSCCON register. Fail-Safe Clock Monitoring of the power-managed clock source resumes in the power-managed mode. If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexer. An automatic transition back to the failed clock source will not occur. If the interrupt is disabled, subsequent interrupts while in Idle mode will cause the CPU to begin executing instructions while being clocked by the INTOSC source. For oscillator modes involving a crystal or resonator (HS, HSPLL, LP or XT), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (when the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTOSC returns to its role as the FSCM source. Note: 28.5.4 POR OR WAKE FROM SLEEP The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary device clock is EC, RC or INTRC modes, monitoring can begin immediately following these events. The same logic that prevents false oscillator failure interrupts on POR, or wake from Sleep, also prevents the detection of the oscillator's failure to start at all following these events. This can be avoided by monitoring the OSTS bit and using a timing routine to determine if the oscillator is taking too long to start. Even so, no oscillator failure interrupt will be flagged. As noted in Section 28.4.1 "Special Considerations for Using Two-Speed Start-up", it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary clock to become stable. When the new powermanaged mode is selected, the primary clock is disabled. 2010 Microchip Technology Inc. Preliminary DS39960B-page 423 PIC18F87K22 FAMILY 28.6 Program Verification and Code Protection Each of the blocks has three code protection bits associated with them. They are: * Code-Protect bit (CPx) * Write-Protect bit (WRTx) * External Block Table Read bit (EBTRx) Figure 28-6 shows the program memory organization for 48, 64, 96 and 128 Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 28-4. The user program memory is divided into four blocks for the PIC18FX5K22 and PIC18FX6K22 devices and eight blocks for PIC18FX7K22 devices. One of these is a boot block of 1 or 2 Kbytes. The remainder of the memory is divided into blocks on binary boundaries. FIGURE 28-6: 000000h 01FFFFh CODE-PROTECTED PROGRAM MEMORY FOR THE PIC18F87K22 FAMILY Code Memory PIC18FX7K22 Device/Memory Size PIC18FX6K22 PIC18FX5K22 BBSIZ = 1 BBSIZ = 0 BBSIZ = 1 BBSIZ = 0 BBSIZ = 1 BBSIZ = 0 Address Unimplemented Read as `0' Boot Block 2 kW Block 0 6 kW Boot Block Boot Block 2 kW Block 0 6 kW Boot Block Block 0 7 kW Boot Block 2 kW Block 0 2 kW Block 1 4 kW Boot Block 0000h Block 0 7 kW Block 0 0800h 3 kW 1000h 17FFh Block 1 1800 4 kW 3FFF Block 2 4000h 4 kW 5FFFh Block 3 6000h 4 kW 7FFF 8000h BFFFh C000h FFFFh 10000h 13FFFh 14000h 17FFFh 18000h 1BFFFh 1C000h 1FFFFh 200000h Block 1 8 kW Block 2 8 kW Block 3 8 kW Configuration and ID Space Block 4 8 kW Block 5 8 kW Block 6 8 kW Block 7 8 kW Block 1 8 kW Block 2 8 kW Block 3 8 kW Block 4 8 kW Block 5 8 kW Block 6 8 kW Block 7 8 kW Block 1 8 kW Block 1 8 kW Block 2 4 kW Block 3 4 kW Block 2 8 kW Block 3 8 kW Block 2 8 kW Block 3 8 kW 3FFFFFh Note 1: Sizes of memory areas are not to scale. 2: Boot block size is determined by the BBSIZ0 bit (CONFIG4L<4>). DS39960B-page 424 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 28-4: File Name SUMMARY OF CODE PROTECTION REGISTERS Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 300008h CONFIG5L 300009h CONFIG5H 30000Ah CONFIG6L 30000Bh CONFIG6H 30000Ch CONFIG7L 30000Dh CONFIG7H CP7(1) CPD WRT7 (1) CP6(1) CPB WRT6 (1) CP5(1) -- WRT5 (1) CP4(1) -- WRT4 -- EBTR4 -- (1) (1) CP3 -- WRT3 -- EBTR3 -- CP2 -- WRT2 -- EBTR2 -- CP1 -- WRT1 -- EBTR1 -- CP0 -- WRT0 -- EBTR0 -- WRTD EBTR7(1) -- WRTB EBTR6 (1) WRTC EBTR5 -- (1) EBTRB Legend: Shaded cells are unimplemented. Note 1: This bit is available only on the PIC18F67K22 and PIC18F87K22 devices. 28.6.1 PROGRAM MEMORY CODE PROTECTION The program memory may be read to, or written from, any location using the table read and table write instructions. The Device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions. In normal execution mode, the CPx bits have no direct effect. CPx bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTx Configuration bit is `0'. The EBTRx bits control table reads. For a block of user memory, with the EBTRx bit set to `0', a table read instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading `0's. Figures 28-7 through 28-9 illustrate table write and table read protection. Note: Code protection bits may only be written to a `0' from a `1' state. It is not possible to write a `1' to a bit in the `0' state. Code protection bits are only set to `1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP or an external programmer. Refer to the device programming specification for more information. FIGURE 28-7: TABLE WRITE (WRTx) DISALLOWED Program Memory Configuration Bit Settings Register Values 000000h 0007FFh 000800h TBLPTR = 0008FFh PC = 003FFEh 003FFFh 004000h WRT1, EBTR1 = 11 007FFFh 008000h PC = 00BFFEh TBLWT* WRTB, EBTRB = 11 WRT0, EBTR0 = 01 TBLWT* WRT2, EBTR2 = 11 00BFFFh 00C000h WRT3, EBTR3 = 11 00FFFFh Results: All table writes disabled to Blockn whenever WRTx = 0. 2010 Microchip Technology Inc. Preliminary DS39960B-page 425 PIC18F87K22 FAMILY FIGURE 28-8: EXTERNAL BLOCK TABLE READ (EBTRx) DISALLOWED Program Memory Configuration Bit Settings Register Values 000000h 0007FFh 000800h TBLPTR = 0008FFh WRTB, EBTRB = 11 WRT0, EBTR0 = 10 003FFFh 004000h PC = 007FFEh TBLRD* WRT1, EBTR1 = 11 007FFFh 008000h 00BFFFh 00C000h WRT3, EBTR3 = 11 00FFFFh WRT2, EBTR2 = 11 Results: All table reads from external blocks to Blockn are disabled whenever EBTRx = 0. The TABLAT register returns a value of `0'. FIGURE 28-9: EXTERNAL BLOCK TABLE READ (EBTRx) ALLOWED Program Memory Configuration Bit Settings Register Values 000000h 0007FFh 000800h TBLPTR = 0008FFh PC = 003FFEh TBLRD* WRTB, EBTRB = 11 WRT0, EBTR0 = 10 003FFFh 004000h WRT1, EBTR1 = 11 007FFFh 008000h WRT2, EBTR2 = 11 00BFFFh 00C000h WRT3, EBTR3 = 11 00FFFFh Results: Table reads permitted within Blockn, even when EBTRBx = 0. The TABLAT register returns the value of the data at the location, TBLPTR. DS39960B-page 426 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 28.6.2 DATA EEPROM CODE PROTECTION 28.8 In-Circuit Serial Programming The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits internal and external writes to data EEPROM. The CPU can always read data EEPROM under normal operation, regardless of the protection bit settings. 28.6.3 CONFIGURATION REGISTER PROTECTION The PIC18F87K22 family of devices can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed. For the various programming modes, see the programming specification The Configuration registers can be write-protected. The WRTC bit controls protection of the Configuration registers. In normal execution mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer. 28.9 In-Circuit Debugger 28.7 ID Locations Eight memory locations (200000h-200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are both readable and writable during normal execution through the TBLRD and TBLWT instructions or during program/verify. The ID locations can be read when the device is code-protected. When the DEBUG Configuration bit is programmed to a `0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB(R) IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 28-5 shows which resources are required by the background debugger. TABLE 28-5: I/O Pins: Stack: DEBUGGER RESOURCES RB6, RB7 Two levels 512 bytes 10 bytes Program Memory: Data Memory: To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/RG5/VPP, VDD, VSS, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third-party development tool companies. 2010 Microchip Technology Inc. Preliminary DS39960B-page 427 PIC18F87K22 FAMILY NOTES: DS39960B-page 428 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 29.0 INSTRUCTION SET SUMMARY The PIC18F87K22 family of devices incorporates the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section. The literal instructions may use some of the following operands: * A literal value to be loaded into a file register (specified by `k') * The desired FSR register to load the literal value into (specified by `f') * No operand required (specified by `--') The control instructions may use some of the following operands: * A program memory address (specified by `n') * The mode of the CALL or RETURN instructions (specified by `s') * The mode of the table read and table write instructions (specified by `m') * No operand required (specified by `--') All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are `1's. If this second word is executed as an instruction (by itself), it will execute as a NOP. All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. The double-word instructions execute in two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 s. Two-word branch instructions (if true) would take 3 s. Figure 29-1 shows the general formats that the instructions can have. All examples use the convention `nnh' to represent a hexadecimal number. The Instruction Set Summary, shown in Table 29-2, lists the standard instructions recognized by the Microchip MPASMTM Assembler. Section 29.1.1 "Standard Instruction Set" provides a description of each instruction. 29.1 Standard Instruction Set The standard PIC18 MCU instruction set adds many enhancements to the previous PIC(R) MCU instruction sets, while maintaining an easy migration from these PIC MCU instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations. Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories: * * * * Byte-oriented operations Bit-oriented operations Literal operations Control operations The PIC18 instruction set summary in Table 29-2 lists byte-oriented, bit-oriented, literal and control operations. Table 29-1 shows the opcode field descriptions. Most byte-oriented instructions have three operands: 1. 2. 3. The file register (specified by `f') The destination of the result (specified by `d') The accessed memory (specified by `a') The file register designator, `f', specifies which file register is to be used by the instruction. The destination designator, `d', specifies where the result of the operation is to be placed. If `d' is zero, the result is placed in the WREG register. If `d' is one, the result is placed in the file register specified in the instruction. All bit-oriented instructions have three operands: 1. 2. 3. The file register (specified by `f') The bit in the file register (specified by `b') The accessed memory (specified by `a') The bit field designator, `b', selects the number of the bit affected by the operation, while the file register designator, `f', represents the number of the file in which the bit is located. 2010 Microchip Technology Inc. Preliminary DS39960B-page 429 PIC18F87K22 FAMILY TABLE 29-1: Field a OPCODE FIELD DESCRIPTIONS Description bbb BSR C, DC, Z, OV, N d dest f fs fd GIE k label mm * *+ *+* n PC PCL PCH PCLATH PCLATU PD PRODH PRODL s RAM access bit: a = 0: RAM location in Access RAM (BSR register is ignored) a = 1: RAM bank is specified by BSR register Bit address within an 8-bit file register (0 to 7). Bank Select Register. Used to select the current RAM bank. ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative. Destination select bit: d = 0: store result in WREG d = 1: store result in file register f Destination: either the WREG register or the specified register file location. 8-bit register file address (00h to FFh), or 2-bit FSR designator (0h to 3h). 12-bit register file address (000h to FFFh). This is the source address. 12-bit register file address (000h to FFFh). This is the destination address. Global Interrupt Enable bit. Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value). Label name. The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions: No Change to register (such as TBLPTR with table reads and writes) Post-Increment register (such as TBLPTR with table reads and writes) Post-Decrement register (such as TBLPTR with table reads and writes) Pre-Increment register (such as TBLPTR with table reads and writes) The relative address (2's complement number) for relative branch instructions or the direct address for Call/Branch and Return instructions. Program Counter. Program Counter Low Byte. Program Counter High Byte. Program Counter High Byte Latch. Program Counter Upper Byte Latch. Power-Down bit. Product of Multiply High Byte. Product of Multiply Low Byte. Fast Call/Return mode select bit: s = 0: do not update into/from shadow registers s = 1: certain registers loaded into/from shadow registers (Fast mode) 21-bit Table Pointer (points to a Program Memory location). 8-bit Table Latch. Time-out bit. Top-of-Stack. Unused or Unchanged. Watchdog Timer. Working register (accumulator). Don't care (`0' or `1'). The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools. 7-bit offset value for Indirect Addressing of register files (source). 7-bit offset value for Indirect Addressing of register files (destination). Optional argument. Indicates an Indexed Address. The contents of text. Specifies bit n of the register indicated by the pointer expr. Assigned to. Register bit field. In the set of. User-defined term (font is Courier New). TBLPTR TABLAT TO TOS u WDT WREG x zs zd { } [text] (text) [expr] DS39960B-page 430 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 29-1: GENERAL FORMAT FOR INSTRUCTIONS Byte-oriented file register operations Example Instruction 15 OPCODE 10 d 9 87 a f (FILE #) 0 ADDWF MYREG, W, B d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Byte to Byte move operations (2-word) 15 15 1111 12 11 f (Source FILE #) 12 11 f (Destination FILE #) 0 MOVFF MYREG1, MYREG2 OPCODE 0 f = 12-bit file register address Bit-oriented file register operations 15 12 11 98 7 f (FILE #) 0 BSF MYREG, bit, B OPCODE b (BIT #) a b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Literal operations 15 OPCODE 8 7 k (literal) 0 MOVLW 7Fh k = 8-bit immediate value Control operations CALL, GOTO and Branch operations 15 OPCODE 15 1111 87 n<7:0> (literal) 12 11 n<19:8> (literal) 0 GOTO Label 0 n = 20-bit immediate value 15 OPCODE 15 1111 87 S n<7:0> (literal) 12 11 n<19:8> (literal) S = Fast bit 0 CALL MYFUNC 0 15 OPCODE 15 11 10 n<10:0> (literal) 87 OPCODE n<7:0> (literal) 0 BRA MYFUNC 0 BC MYFUNC 2010 Microchip Technology Inc. Preliminary DS39960B-page 431 PIC18F87K22 FAMILY TABLE 29-2: Mnemonic, Operands PIC18F87K22 FAMILY INSTRUCTION SET Description Cycles 16-Bit Instruction Word MSb LSb Status Affected Notes BYTE-ORIENTED OPERATIONS ADDWF ADDWFC ANDWF CLRF COMF CPFSEQ CPFSGT CPFSLT DECF DECFSZ DCFSNZ INCF INCFSZ INFSNZ IORWF MOVF MOVFF MOVWF MULWF NEGF RLCF RLNCF RRCF RRNCF SETF SUBFWB SUBWF SUBWFB SWAPF TSTFSZ XORWF Note 1: f, d, a f, d, a f, d, a f, a f, d, a f, a f, a f, a f, d, a f, d, a f, d, a f, d, a f, d, a f, d, a f, d, a f, d, a fs, fd f, a f, a f, a f, d, a f, d, a f, d, a f, d, a f, a f, d, a f, d, a f, d, a f, d, a f, a f, d, a Add WREG and f Add WREG and Carry bit to f AND WREG with f Clear f Complement f Compare f with WREG, Skip = Compare f with WREG, Skip > Compare f with WREG, Skip < Decrement f Decrement f, Skip if 0 Decrement f, Skip if Not 0 Increment f Increment f, Skip if 0 Increment f, Skip if Not 0 Inclusive OR WREG with f Move f Move fs (source) to 1st word fd (destination) 2nd word Move WREG to f Multiply WREG with f Negate f Rotate Left f through Carry Rotate Left f (No Carry) Rotate Right f through Carry Rotate Right f (No Carry) Set f Subtract f from WREG with Borrow Subtract WREG from f Subtract WREG from f with Borrow Swap Nibbles in f Test f, Skip if 0 Exclusive OR WREG with f 1 1 1 1 1 1 (2 or 3) 1 (2 or 3) 1 (2 or 3) 1 1 (2 or 3) 1 (2 or 3) 1 1 (2 or 3) 1 (2 or 3) 1 1 2 1 1 1 1 1 1 1 1 1 1 1 0010 0010 0001 0110 0001 0110 0110 0110 0000 0010 0100 0010 0011 0100 0001 0101 1100 1111 0110 0000 0110 0011 0100 0011 0100 0110 0101 01da 00da 01da 101a 11da 001a 010a 000a 01da 11da 11da 10da 11da 10da 00da 00da ffff ffff 111a 001a 110a 01da 01da 00da 00da 100a 01da ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff C, DC, Z, OV, N C, DC, Z, OV, N Z, N Z Z, N None None None C, DC, Z, OV, N None None C, DC, Z, OV, N None None Z, N Z, N None 1, 2 1, 2 1,2 2 1, 2 4 4 1, 2 1, 2, 3, 4 1, 2, 3, 4 1, 2 1, 2, 3, 4 4 1, 2 1, 2 1 None None 1, 2 C, DC, Z, OV, N C, Z, N 1, 2 Z, N C, Z, N Z, N None 1, 2 C, DC, Z, OV, N 0101 11da 0101 10da ffff C, DC, Z, OV, N 1, 2 ffff C, DC, Z, OV, N ffff None ffff None ffff Z, N 0011 10da 1 1 (2 or 3) 0110 011a 0001 10da 1 4 1, 2 2: 3: 4: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is `1' for a pin configured as input and is driven low by an external device, the data will be written back with a `0'. If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned. If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP. Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction. DS39960B-page 432 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 29-2: Mnemonic, Operands PIC18F87K22 FAMILY INSTRUCTION SET (CONTINUED) Description Cycles 16-Bit Instruction Word MSb LSb Status Affected Notes BIT-ORIENTED OPERATIONS BCF BSF BTFSC BTFSS BTG BC BN BNC BNN BNOV BNZ BOV BRA BZ CALL CLRWDT DAW GOTO NOP NOP POP PUSH RCALL RESET RETFIE RETLW RETURN SLEEP Note 1: f, b, a f, b, a f, b, a f, b, a f, b, a n n n n n n n n n n, s -- -- n -- -- -- -- n s k s -- Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set Bit Toggle f Branch if Carry Branch if Negative Branch if Not Carry Branch if Not Negative Branch if Not Overflow Branch if Not Zero Branch if Overflow Branch Unconditionally Branch if Zero Call Subroutine 1st word 2nd word Clear Watchdog Timer Decimal Adjust WREG Go to Address 1st word 2nd word No Operation No Operation Pop Top of Return Stack (TOS) Push Top of Return Stack (TOS) Relative Call Software Device Reset Return from Interrupt Enable Return with Literal in WREG Return from Subroutine Go into Standby mode 1 1 1 (2 or 3) 1 (2 or 3) 1 1 (2) 1 (2) 1 (2) 1 (2) 1 (2) 1 (2) 1 (2) 2 1 (2) 2 1 1 2 1 1 1 1 2 1 2 2 2 1 1001 1000 1011 1010 0111 1110 1110 1110 1110 1110 1110 1110 1101 1110 1110 1111 0000 0000 1110 1111 0000 1111 0000 0000 1101 0000 0000 bbba bbba bbba bbba bbba 0010 0110 0011 0111 0101 0001 0100 0nnn 0000 110s kkkk 0000 0000 1111 kkkk 0000 xxxx 0000 0000 1nnn 0000 0000 ffff ffff ffff ffff ffff nnnn nnnn nnnn nnnn nnnn nnnn nnnn nnnn nnnn kkkk kkkk 0000 0000 kkkk kkkk 0000 xxxx 0000 0000 nnnn 1111 0001 kkkk 0001 0000 ffff ffff ffff ffff ffff nnnn nnnn nnnn nnnn nnnn nnnn nnnn nnnn nnnn kkkk kkkk 0100 0111 kkkk kkkk 0000 xxxx 0110 0101 nnnn 1111 000s None None None None None None None None None None None None None None None TO, PD C None 1, 2 1, 2 3, 4 3, 4 1, 2 CONTROL OPERATIONS 0000 1100 0000 0000 0000 0000 None None None None None All GIE/GIEH, PEIE/GIEL kkkk None 001s None 0011 TO, PD 4 2: 3: 4: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is `1' for a pin configured as input and is driven low by an external device, the data will be written back with a `0'. If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned. If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP. Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction. 2010 Microchip Technology Inc. Preliminary DS39960B-page 433 PIC18F87K22 FAMILY TABLE 29-2: Mnemonic, Operands LITERAL OPERATIONS PIC18F87K22 FAMILY INSTRUCTION SET (CONTINUED) Description Cycles 16-Bit Instruction Word MSb LSb Status Affected Notes ADDLW ANDLW IORLW LFSR MOVLB MOVLW MULLW RETLW SUBLW XORLW TBLRD* TBLRD*+ TBLRD*TBLRD+* TBLWT* TBLWT*+ TBLWT*TBLWT+* Note 1: k k k f, k k k k k k k Add Literal and WREG AND Literal with WREG Inclusive OR Literal with WREG Move literal (12-bit) 2nd word 1st word to FSR(f) Move Literal to BSR<3:0> Move Literal to WREG Multiply Literal with WREG Return with Literal in WREG Subtract WREG from Literal Exclusive OR Literal with WREG 1 1 1 2 1 1 1 2 1 1 0000 0000 0000 1110 1111 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 1111 1011 1001 1110 0000 0001 1110 1101 1100 1000 1010 0000 0000 0000 0000 0000 0000 0000 0000 kkkk kkkk kkkk 00ff kkkk 0000 kkkk kkkk kkkk kkkk kkkk 0000 0000 0000 0000 0000 0000 0000 0000 kkkk kkkk kkkk kkkk kkkk kkkk kkkk kkkk kkkk kkkk kkkk 1000 1001 1010 1011 1100 1101 1110 1111 C, DC, Z, OV, N Z, N Z, N None None None None None C, DC, Z, OV, N Z, N None None None None None None None None DATA MEMORY PROGRAM MEMORY OPERATIONS Table Read 2 Table Read with Post-Increment Table Read with Post-Decrement Table Read with Pre-Increment Table Write 2 Table Write with Post-Increment Table Write with Post-Decrement Table Write with Pre-Increment 2: 3: 4: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is `1' for a pin configured as input and is driven low by an external device, the data will be written back with a `0'. If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned. If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP. Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction. DS39960B-page 434 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 29.1.1 ADDLW STANDARD INSTRUCTION SET ADD Literal to W ADDWF ADD W to f Syntax: Operands: Operation: Status Affected: Encoding: Description: ADDLW k Syntax: Operands: ADDWF 0 f 255 d [0,1] a [0,1] f {,d {,a}} 0 k 255 (W) + k W N, OV, C, DC, Z 0000 1111 kkkk kkkk Operation: Status Affected: Encoding: Description: (W) + (f) dest N, OV, C, DC, Z 0010 01da ffff ffff The contents of W are added to the 8-bit literal `k' and the result is placed in W. 1 1 Q2 Read literal `k' ADDLW Words: Cycles: Q Cycle Activity: Q1 Decode Add W to register `f'. If `d' is `0', the result is stored in W. If `d' is `1', the result is stored back in register `f'. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Q3 Process Data 15h Q4 Write to W Example: Before Instruction W = 10h After Instruction W= 25h Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' ADDWF Q3 Process Data REG, 0, 0 Q4 Write to destination Example: Before Instruction W = REG = After Instruction W = REG = 17h 0C2h 0D9h 0C2h Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s). 2010 Microchip Technology Inc. Preliminary DS39960B-page 435 PIC18F87K22 FAMILY ADDWFC ADD W and Carry bit to f ANDLW AND Literal with W Syntax: Operands: ADDWFC 0 f 255 d [0,1] a [0,1] f {,d {,a}} Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode ANDLW k 0 k 255 (W) .AND. k W N, Z 0000 1011 kkkk kkkk Operation: Status Affected: Encoding: Description: (W) + (f) + (C) dest N,OV, C, DC, Z 0010 00da ffff ffff The contents of W are ANDed with the 8-bit literal `k'. The result is placed in W. 1 1 Q2 Read literal `k' ANDLW Add W, the Carry flag and data memory location `f'. If `d' is `0', the result is placed in W. If `d' is `1', the result is placed in data memory location `f'. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Q3 Process Data 05Fh Q4 Write to W Example: Before Instruction W = After Instruction W = A3h 03h Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' ADDWFC 1 02h 4Dh 0 02h 50h Q3 Process Data REG, 0, 1 Q4 Write to destination Example: Before Instruction Carry bit = REG = W = After Instruction Carry bit = REG = W = DS39960B-page 436 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY ANDWF AND W with f BC Branch if Carry Syntax: Operands: ANDWF 0 f 255 d [0,1] a [0,1] f {,d {,a}} Syntax: Operands: Operation: Status Affected: Encoding: ffff ffff BC n -128 n 127 if Carry bit is `1', (PC) + 2 + 2n PC None 1110 0010 nnnn nnnn Operation: Status Affected: Encoding: Description: (W) .AND. (f) dest N, Z 0001 01da Description: The contents of W are ANDed with register `f'. If `d' is `0', the result is stored in W. If `d' is `1', the result is stored back in register `f'. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: Cycles: Q Cycle Activity: If Jump: Q1 Decode No operation If No Jump: Q1 Decode If the Carry bit is '1', then the program will branch. The 2's complement number `2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. 1 1(2) Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' ANDWF Q2 Read literal `n' No operation Q2 Read literal `n' HERE Q3 Process Data No operation Q3 Process Data BC 5 Q4 Write to PC No operation Q4 No operation Q3 Process Data REG, 0, 0 Q4 Write to destination Example: Example: Before Instruction W = REG = After Instruction W = REG = 17h C2h 02h C2h Before Instruction PC After Instruction If Carry PC If Carry PC = = = = = address (HERE) 1; address (HERE + 12) 0; address (HERE + 2) 2010 Microchip Technology Inc. Preliminary DS39960B-page 437 PIC18F87K22 FAMILY BCF Bit Clear f BN Branch if Negative Syntax: Operands: BCF f, b {,a} Syntax: Operands: Operation: Status Affected: Encoding: BN n 0 f 255 0b7 a [0,1] 0 f None 1001 bbba ffff ffff -128 n 127 if Negative bit is `1', (PC) + 2 + 2n PC None 1110 0110 nnnn nnnn Operation: Status Affected: Encoding: Description: Description: Bit `b' in register `f' is cleared. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. If the Negative bit is `1', then the program will branch. The 2's complement number `2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. Words: Cycles: Q Cycle Activity: If Jump: Q1 Decode No operation If No Jump: Q1 Decode 1 1(2) Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' BCF Q3 Process Data FLAG_REG, Q4 Write register `f' 7, 0 Q2 Read literal `n' No operation Q2 Read literal `n' HERE Q3 Process Data No operation Q3 Process Data BN Jump Q4 Write to PC No operation Q4 No operation Example: Before Instruction FLAG_REG = C7h After Instruction FLAG_REG = 47h Example: Before Instruction PC After Instruction If Negative PC If Negative PC = = = = = address (HERE) 1; address (Jump) 0; address (HERE + 2) DS39960B-page 438 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY BNC Branch if Not Carry BNN Branch if Not Negative Syntax: Operands: Operation: Status Affected: Encoding: Description: BNC n Syntax: Operands: Operation: Status Affected: 0011 nnnn nnnn BNN n -128 n 127 if Carry bit is `0', (PC) + 2 + 2n PC None 1110 -128 n 127 if Negative bit is `0', (PC) + 2 + 2n PC None 1110 0111 nnnn nnnn Encoding: Description: If the Carry bit is `0', then the program will branch. The 2's complement number `2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. If the Negative bit is `0', then the program will branch. The 2's complement number `2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. Words: Cycles: Q Cycle Activity: If Jump: Q1 Decode No operation If No Jump: Q1 Decode 1 1(2) Words: Cycles: Q Cycle Activity: If Jump: Q1 Decode No operation If No Jump: Q1 Decode 1 1(2) Q2 Read literal `n' No operation Q2 Read literal `n' HERE Q3 Process Data No operation Q3 Process Data BNC Jump Q4 Write to PC No operation Q4 No operation Q2 Read literal `n' No operation Q2 Read literal `n' HERE Q3 Process Data No operation Q3 Process Data BNN Jump Q4 Write to PC No operation Q4 No operation Example: Example: Before Instruction PC After Instruction If Carry PC If Carry PC = = = = = address (HERE) 0; address (Jump) 1; address (HERE + 2) Before Instruction PC After Instruction If Negative PC If Negative PC = = = = = address (HERE) 0; address (Jump) 1; address (HERE + 2) 2010 Microchip Technology Inc. Preliminary DS39960B-page 439 PIC18F87K22 FAMILY BNOV Branch if Not Overflow BNZ Branch if Not Zero Syntax: Operands: Operation: Status Affected: Encoding: Description: BNOV n Syntax: Operands: Operation: Status Affected: 0101 nnnn nnnn BNZ n -128 n 127 if Overflow bit is `0', (PC) + 2 + 2n PC None 1110 -128 n 127 if Zero bit is `0', (PC) + 2 + 2n PC None 1110 0001 nnnn nnnn Encoding: Description: If the Overflow bit is `0', then the program will branch. The 2's complement number `2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. If the Zero bit is `0', then the program will branch. The 2's complement number `2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. Words: Cycles: Q Cycle Activity: If Jump: Q1 Decode No operation If No Jump: Q1 Decode 1 1(2) Words: Cycles: Q Cycle Activity: If Jump: Q1 Decode No operation If No Jump: Q1 Decode 1 1(2) Q2 Read literal `n' No operation Q2 Read literal `n' HERE Q3 Process Data No operation Q3 Process Data BNOV Jump Q4 Write to PC No operation Q4 No operation Q2 Read literal `n' No operation Q2 Read literal `n' HERE Q3 Process Data No operation Q3 Process Data BNZ Jump Q4 Write to PC No operation Q4 No operation Example: Example: Before Instruction PC After Instruction If Overflow PC If Overflow PC = = = = = address (HERE) 0; address (Jump) 1; address (HERE + 2) Before Instruction PC After Instruction If Zero PC If Zero PC = = = = = address (HERE) 0; address (Jump) 1; address (HERE + 2) DS39960B-page 440 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY BRA Unconditional Branch BSF Bit Set f Syntax: Operands: Operation: Status Affected: Encoding: Description: BRA n Syntax: Operands: BSF f, b {,a} -1024 n 1023 (PC) + 2 + 2n PC None 1101 0nnn nnnn nnnn 0 f 255 0b7 a [0,1] 1 f Operation: Status Affected: Encoding: Description: Add the 2's complement number `2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction. 1 2 Q2 Read literal `n' No operation Q3 Process Data No operation Q4 Write to PC No operation None 1000 bbba ffff ffff Bit `b' in register `f' is set. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: Cycles: Q Cycle Activity: Q1 Decode No operation Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' BSF Example: HERE BRA Jump Before Instruction PC After Instruction PC = = address (HERE) address (Jump) Q3 Process Data Q4 Write register `f' Example: FLAG_REG, 7, 1 Before Instruction FLAG_REG After Instruction FLAG_REG = = 0Ah 8Ah 2010 Microchip Technology Inc. Preliminary DS39960B-page 441 PIC18F87K22 FAMILY BTFSC Bit Test File, Skip if Clear BTFSS Bit Test File, Skip if Set Syntax: Operands: BTFSC f, b {,a} 0 f 255 0b7 a [0,1] skip if (f) = 0 None 1011 bbba ffff ffff Syntax: Operands: BTFSS f, b {,a} 0 f 255 0b<7 a [0,1] skip if (f) = 1 None 1010 bbba ffff ffff Operation: Status Affected: Encoding: Description: Operation: Status Affected: Encoding: Description: If bit `b' in register `f' is `0', then the next instruction is skipped. If bit `b' is `0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. If bit `b' in register `f' is `1', then the next instruction is skipped. If bit `b' is `1', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: Cycles: 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q3 Process Data Q4 No operation Q4 No operation Q4 No operation No operation Words: Cycles: 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q3 Process Data Q4 No operation Q4 No operation Q4 No operation No operation Q Cycle Activity: Q1 Decode If skip: Q2 Read register `f' Q Cycle Activity: Q1 Decode If skip: Q2 Read register `f' Q1 Q2 Q3 No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 No No No operation operation operation No No No operation operation operation Example: HERE FALSE TRUE BTFSC : : Q1 Q2 Q3 No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 No No No operation operation operation No No No operation operation operation Example: HERE FALSE TRUE BTFSS : : FLAG, 1, 0 FLAG, 1, 0 Before Instruction PC After Instruction If FLAG<1> PC If FLAG<1> PC = = = = = address (HERE) 0; address (TRUE) 1; address (FALSE) Before Instruction PC After Instruction If FLAG<1> PC If FLAG<1> PC = = = = = address (HERE) 0; address (FALSE) 1; address (TRUE) DS39960B-page 442 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY BTG Bit Toggle f BOV Branch if Overflow Syntax: Operands: BTG f, b {,a} 0 f 255 0b<7 a [0,1] (f) f None 0111 bbba ffff ffff Syntax: Operands: Operation: Status Affected: Encoding: Description: BOV n -128 n 127 if Overflow bit is `1', (PC) + 2 + 2n PC None 1110 0100 nnnn nnnn Operation: Status Affected: Encoding: Description: Bit `b' in data memory location, `f', is inverted. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. If the Overflow bit is `1', then the program will branch. The 2's complement number `2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. Words: Cycles: Q Cycle Activity: If Jump: Q1 Decode No operation If No Jump: Q1 Decode 1 1(2) Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' BTG Q3 Process Data PORTC, 4, 0 Q4 Write register `f' Q2 Read literal `n' No operation Q2 Read literal `n' HERE Q3 Process Data No operation Q3 Process Data BOV Jump Q4 Write to PC No operation Q4 No operation Example: Before Instruction: PORTC = 0111 0101 [75h] After Instruction: 0110 0101 [65h] PORTC = Example: Before Instruction PC After Instruction If Overflow PC If Overflow PC = = = = = address (HERE) 1; address (Jump) 0; address (HERE + 2) 2010 Microchip Technology Inc. Preliminary DS39960B-page 443 PIC18F87K22 FAMILY BZ Branch if Zero CALL Subroutine Call Syntax: Operands: Operation: Status Affected: Encoding: Description: BZ n Syntax: Operands: Operation: CALL k {,s} 0 k 1048575 s [0,1] (PC) + 4 TOS, k PC<20:1>; if s = 1 (W) WS, (STATUS) STATUSS, (BSR) BSRS None 1110 1111 110s k19kkk k7kkk kkkk kkkk0 kkkk8 -128 n 127 if Zero bit is `1', (PC) + 2 + 2n PC None 1110 0000 nnnn nnnn If the Zero bit is `1', then the program will branch. The 2's complement number `2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. Status Affected: Encoding: 1st word (k<7:0>) 2nd word(k<19:8>) Description: Words: Cycles: Q Cycle Activity: If Jump: Q1 Decode No operation If No Jump: Q1 Decode 1 1(2) Q2 Read literal `n' No operation Q2 Read literal `n' HERE Q3 Process Data No operation Q3 Process Data BZ Jump Q4 Write to PC No operation Q4 No operation Subroutine call of entire 2-Mbyte memory range. First, return address (PC+ 4) is pushed onto the return stack. If `s' = 1, the W, STATUS and BSR registers are also pushed into their respective shadow registers, WS, STATUSS and BSRS. If `s' = 0, no update occurs. Then, the 20-bit value `k' is loaded into PC<20:1>. CALL is a two-cycle instruction. 2 2 Q2 Read literal `k'<7:0>, No operation HERE Words: Cycles: Q Cycle Activity: Q1 Decode Q3 Push PC to stack No operation CALL Example: Before Instruction PC After Instruction If Zero PC If Zero PC No operation Example: Q4 Read literal 'k'<19:8>, Write to PC No operation = = = = = address (HERE) 1; address (Jump) 0; address (HERE + 2) THERE,1 Before Instruction PC = After Instruction PC = TOS = WS = BSRS = STATUSS = address (HERE) address (THERE) address (HERE + 4) W BSR STATUS DS39960B-page 444 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY CLRF Clear f CLRWDT Clear Watchdog Timer Syntax: Operands: Operation: Status Affected: Encoding: Description: CLRF f {,a} Syntax: Operands: Operation: CLRWDT None 000h WDT, 000h WDT postscaler, 1 TO, 1 PD TO, PD 0000 0000 0000 0100 CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits, TO and PD, are set. 0 f 255 a [0,1] 000h f, 1Z Z 0110 101a ffff ffff Status Affected: Encoding: Description: Clears the contents of the specified register. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 No operation CLRWDT Q3 Process Data Q4 No operation Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' CLRF Example: Q3 Process Data FLAG_REG,1 Q4 Write register `f' Example: Before Instruction WDT Counter After Instruction WDT Counter WDT Postscaler TO PD = = = = = ? 00h 0 1 1 Before Instruction FLAG_REG After Instruction FLAG_REG = = 5Ah 00h 2010 Microchip Technology Inc. Preliminary DS39960B-page 445 PIC18F87K22 FAMILY COMF Complement f CPFSEQ Compare f with W, Skip if f = W Syntax: Operands: COMF f {,d {,a}} Syntax: Operands: Operation: CPFSEQ 0 f 255 a [0,1] f {,a} 0 f 255 d [0,1] a [0,1] f dest N, Z 0001 11da ffff ffff Operation: Status Affected: Encoding: Description: (f) - (W), skip if (f) = (W) (unsigned comparison) None 0110 001a ffff ffff Status Affected: Encoding: Description: The contents of register `f' are complemented. If `d' is `0', the result is stored in W. If `d' is `1', the result is stored back in register `f'. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Compares the contents of data memory location `f' to the contents of W by performing an unsigned subtraction. If `f' = W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' COMF Q3 Process Data REG, 0, 0 Q4 Write to destination Words: Cycles: 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q2 Read register `f' Q3 Process Data Q4 No operation Q4 No operation Q4 No operation No operation Example: Before Instruction REG = After Instruction REG = W = 13h 13h ECh Q Cycle Activity: Q1 Decode If skip: Q1 Q2 Q3 No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 No No No operation operation operation No No No operation operation operation Example: HERE NEQUAL EQUAL CPFSEQ REG, 0 : : HERE ? ? Before Instruction PC Address W REG After Instruction If REG PC If REG PC = = = = = = W; Address (EQUAL) W; Address (NEQUAL) DS39960B-page 446 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY CPFSGT Compare f with W, Skip if f > W CPFSLT Compare f with W, Skip if f < W Syntax: Operands: Operation: CPFSGT 0 f 255 a [0,1] f {,a} Syntax: Operands: Operation: CPFSLT 0 f 255 a [0,1] f {,a} (f) -W), skip if (f) > (W) (unsigned comparison) None 0110 010a ffff ffff (f) -W), skip if (f) < (W) (unsigned comparison) None 0110 000a ffff ffff Status Affected: Encoding: Description: Status Affected: Encoding: Description: Compares the contents of data memory location `f' to the contents of the W by performing an unsigned subtraction. If the contents of `f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Compares the contents of data memory location `f' to the contents of W by performing an unsigned subtraction. If the contents of `f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. Words: Cycles: 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q2 Read register `f' Q3 Process Data Q4 No operation Q4 No operation Q4 No operation No operation Words: Cycles: 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q3 Process Data Q4 No operation Q4 No operation Q4 No operation No operation Q Cycle Activity: Q1 Decode If skip: Q Cycle Activity: Q1 Decode If skip: Q2 Read register `f' Q1 Q2 Q3 No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 No No No operation operation operation No No No operation operation operation Example: HERE NGREATER GREATER Q1 Q2 Q3 No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 No No No operation operation operation No No No operation operation operation Example: HERE NLESS LESS CPFSLT REG, 1 : : CPFSGT REG, 0 : : Before Instruction PC W After Instruction If REG PC If REG PC = = = = Address (HERE) ? W; Address (GREATER) W; Address (NGREATER) Before Instruction PC W After Instruction If REG PC If REG PC = = < = = Address (HERE) ? W; Address (LESS) W; Address (NLESS) 2010 Microchip Technology Inc. Preliminary DS39960B-page 447 PIC18F87K22 FAMILY DAW Decimal Adjust W Register DECF Decrement f Syntax: Operands: Operation: DAW None If [W<3:0> > 9] or [DC = 1], then (W<3:0>) + 6 W<3:0>; else (W<3:0>) W<3:0> If [W<7:4> > 9] or [C = 1], then (W<7:4>) + 6 W<7:4>; C =1; else (W<7:4>) W<7:4> Syntax: Operands: DECF f {,d {,a}} 0 f 255 d [0,1] a [0,1] (f) - 1 dest C, DC, N, OV, Z 0000 01da ffff ffff Operation: Status Affected: Encoding: Description: Decrement register, `f'. If `d' is `0', the result is stored in W. If `d' is `1', the result is stored back in register `f'. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Status Affected: Encoding: Description: C 0000 0000 0000 0111 DAW adjusts the 8-bit value in W, resulting from the earlier addition of two variables (each in packed BCD format) and produces a correct packed BCD result. Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register W DAW Words: Q3 Process Data Q4 Write W Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' DECF Example 1: Q3 Process Data CNT, 1, 0 Q4 Write to destination Before Instruction W = C = DC = After Instruction W = C = DC = Example 2: Before Instruction W = C = DC = After Instruction W = C = DC = A5h 0 0 05h 1 0 Example: Before Instruction CNT = Z = After Instruction CNT = Z = 01h 0 00h 1 CEh 0 0 34h 1 0 DS39960B-page 448 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY DECFSZ Decrement f, Skip if 0 DCFSNZ Decrement f, Skip if Not 0 Syntax: Operands: DECFSZ f {,d {,a}} 0 f 255 d [0,1] a [0,1] (f) - 1 dest, skip if result = 0 None 0010 11da ffff ffff Syntax: Operands: DCFSNZ 0 f 255 d [0,1] a [0,1] f {,d {,a}} Operation: Status Affected: Encoding: Description: Operation: Status Affected: Encoding: Description: (f) - 1 dest, skip if result 0 None 0100 11da ffff ffff The contents of register `f' are decremented. If `d' is `0', the result is placed in W. If `d' is `1', the result is placed back in register `f'. If the result is `0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. The contents of register `f' are decremented. If `d' is `0', the result is placed in W. If `d' is `1', the result is placed back in register `f'. If the result is not `0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: Cycles: 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q2 Read register `f' Q3 Process Data Q4 Write to destination Q4 No operation Q4 No operation No operation CNT, 1, 1 LOOP Words: Cycles: 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q3 Process Data Q4 Write to destination Q4 No operation Q4 No operation No operation Q Cycle Activity: Q1 Decode If skip: Q Cycle Activity: Q1 Decode If skip: Q2 Read register `f' Q1 Q2 Q3 No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 No No No operation operation operation No No No operation operation operation Example: HERE CONTINUE DECFSZ GOTO Q1 Q2 Q3 No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 No No No operation operation operation No No No operation operation operation Example: HERE ZERO NZERO DCFSNZ : : TEMP, 1, 0 Before Instruction PC = After Instruction CNT = If CNT = PC = If CNT PC = Address (HERE) CNT - 1 0; Address (CONTINUE) 0; Address (HERE + 2) Before Instruction TEMP After Instruction TEMP If TEMP PC If TEMP PC = = = = = ? TEMP - 1, 0; Address (ZERO) 0; Address (NZERO) 2010 Microchip Technology Inc. Preliminary DS39960B-page 449 PIC18F87K22 FAMILY GOTO Unconditional Branch INCF Increment f Syntax: Operands: Operation: Status Affected: Encoding: 1st word (k<7:0>) 2nd word(k<19:8>) Description: GOTO k 0 k 1048575 k PC<20:1> None 1110 1111 1111 k19kkk k7kkk kkkk kkkk0 kkkk8 Syntax: Operands: INCF f {,d {,a}} 0 f 255 d [0,1] a [0,1] (f) + 1 dest C, DC, N, OV, Z 0010 10da ffff ffff Operation: Status Affected: Encoding: Description: GOTO allows an unconditional branch anywhere within entire 2-Mbyte memory range. The 20-bit value `k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction. The contents of register `f' are incremented. If `d' is `0', the result is placed in W. If `d' is `1', the result is placed back in register `f'. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: Cycles: Q Cycle Activity: Q1 Decode 2 2 Q2 Read literal `k'<7:0>, No operation Q3 No operation No operation Q4 Read literal `k'<19:8>, Write to PC No operation No operation Example: Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' INCF GOTO THERE After Instruction PC = Address (THERE) Q3 Process Data CNT, 1, 0 Q4 Write to destination Example: Before Instruction CNT = Z = C = DC = After Instruction CNT = Z = C = DC = FFh 0 ? ? 00h 1 1 1 DS39960B-page 450 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY INCFSZ Increment f, Skip if 0 INFSNZ Increment f, Skip if Not 0 Syntax: Operands: INCFSZ f {,d {,a}} Syntax: Operands: INFSNZ f {,d {,a}} 0 f 255 d [0,1] a [0,1] (f) + 1 dest, skip if result = 0 None 0011 11da ffff ffff 0 f 255 d [0,1] a [0,1] (f) + 1 dest, skip if result 0 None 0100 10da ffff ffff Operation: Status Affected: Encoding: Description: Operation: Status Affected: Encoding: Description: The contents of register `f' are incremented. If `d' is `0', the result is placed in W. If `d' is `1', the result is placed back in register `f'. If the result is `0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. The contents of register `f' are incremented. If `d' is `0', the result is placed in W. If `d' is `1', the result is placed back in register `f'. If the result is not `0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: Cycles: 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q3 Process Data Q4 Write to destination Q4 No operation Q4 No operation No operation CNT, 1, 0 Words: Cycles: 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q2 Read register `f' Q3 Process Data Q4 Write to destination Q4 No operation Q4 No operation No operation Q Cycle Activity: Q1 Decode If skip: Q2 Read register `f' Q Cycle Activity: Q1 Decode If skip: Q1 Q2 Q3 No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 No No No operation operation operation No No No operation operation operation Example: HERE NZERO ZERO INCFSZ : : Q1 Q2 Q3 No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 No No No operation operation operation No No No operation operation operation Example: HERE ZERO NZERO INFSNZ REG, 1, 0 Before Instruction PC = After Instruction CNT = If CNT = PC = If CNT PC = Address (HERE) CNT + 1 0; Address (ZERO) 0; Address (NZERO) Before Instruction PC = After Instruction REG = If REG PC = If REG = PC = Address (HERE) REG + 1 0; Address (NZERO) 0; Address (ZERO) 2010 Microchip Technology Inc. Preliminary DS39960B-page 451 PIC18F87K22 FAMILY IORLW Inclusive OR Literal with W IORWF Inclusive OR W with f Syntax: Operands: Operation: Status Affected: Encoding: Description: IORLW k 0 k 255 (W) .OR. k W N, Z 0000 1001 kkkk kkkk Syntax: Operands: IORWF f {,d {,a}} 0 f 255 d [0,1] a [0,1] (W) .OR. (f) dest N, Z 0001 00da ffff ffff Operation: Status Affected: Encoding: Description: The contents of W are ORed with the eight-bit literal `k'. The result is placed in W. 1 1 Q2 Read literal `k' IORLW Words: Cycles: Q Cycle Activity: Q1 Decode Inclusive OR W with register `f'. If `d' is `0', the result is placed in W. If `d' is `1', the result is placed back in register `f'. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Q3 Process Data 35h Q4 Write to W Example: Before Instruction W = After Instruction W = 9Ah BFh Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' IORWF Q3 Process Data RESULT, 0, 1 Q4 Write to destination Example: Before Instruction RESULT = W = After Instruction RESULT = W = 13h 91h 13h 93h DS39960B-page 452 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY LFSR Load FSR MOVF Move f Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode LFSR f, k 0f2 0 k 4095 k FSRf None 1110 1111 1110 0000 00ff k7kkk k11kkk kkkk Syntax: Operands: MOVF f {,d {,a}} 0 f 255 d [0,1] a [0,1] f dest N, Z 0101 00da ffff ffff Operation: Status Affected: Encoding: Description: The 12-bit literal `k' is loaded into the file select register pointed to by `f'. 2 2 Q2 Read literal `k' MSB Q3 Process Data Q4 Write literal `k' MSB to FSRfH Write literal `k' to FSRfL The contents of register `f' are moved to a destination dependent upon the status of `d'. If `d' is `0', the result is placed in W. If `d' is `1', the result is placed back in register `f'. Location `f' can be anywhere in the 256-byte bank. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Decode Read literal `k' LSB Process Data Example: After Instruction FSR2H FSR2L LFSR 2, 3ABh = = 03h ABh Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' MOVF Q3 Process Data REG, 0, 0 Q4 Write W Example: Before Instruction REG W After Instruction REG W = = = = 22h FFh 22h 22h 2010 Microchip Technology Inc. Preliminary DS39960B-page 453 PIC18F87K22 FAMILY MOVFF Move f to f MOVLB Move Literal to Low Nibble in BSR Syntax: Operands: Operation: Status Affected: Encoding: 1st word (source) 2nd word (destin.) Description: MOVFF fs,fd 0 fs 4095 0 fd 4095 (fs) fd None 1100 1111 ffff ffff ffff ffff ffffs ffffd Syntax: Operands: Operation: Status Affected: Encoding: Description: MOVLW k 0 k 255 k BSR None 0000 0001 kkkk kkkk The contents of source register, `fs', are moved to destination register `fd'. Location of source `fs' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination `fd' can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port). The eight-bit literal `k' is loaded into the Bank Select Register (BSR). The value of BSR<7:4> always remains `0' regardless of the value of k7:k4. 1 1 Q2 Read literal `k' MOVLB Words: Cycles: Q Cycle Activity: Q1 Decode Q3 Process Data 5 Q4 Write literal `k' to BSR Example: The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register Words: Cycles: Q Cycle Activity: Q1 Decode 2 2 Q2 Read register `f' (src) No operation No dummy read MOVFF Before Instruction BSR Register = After Instruction BSR Register = 02h 05h Q3 Process Data No operation Q4 No operation Write register `f' (dest) Decode Example: REG1, REG2 Before Instruction REG1 REG2 After Instruction REG1 REG2 = = = = 33h 11h 33h 33h DS39960B-page 454 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY MOVLW Move Literal to W MOVWF Move W to f Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode MOVLW k 0 k 255 kW None 0000 1110 kkkk kkkk Syntax: Operands: Operation: Status Affected: Encoding: Description: MOVWF 0 f 255 a [0,1] (W) f None 0110 f {,a} The eight-bit literal `k' is loaded into W. 1 1 Q2 Read literal `k' MOVLW 111a ffff ffff Move data from W to register `f'. Location `f' can be anywhere in the 256-byte bank. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Q3 Process Data 5Ah Q4 Write to W Example: After Instruction W = 5Ah Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' MOVWF Q3 Process Data REG, 0 Q4 Write register `f' Example: Before Instruction W = REG = After Instruction W = REG = 4Fh FFh 4Fh 4Fh 2010 Microchip Technology Inc. Preliminary DS39960B-page 455 PIC18F87K22 FAMILY MULLW Multiply Literal with W MULWF Multiply W with f Syntax: Operands: Operation: Status Affected: Encoding: Description: MULLW k Syntax: Operands: Operation: MULWF 0 f 255 a [0,1] f {,a} 0 k 255 (W) x k PRODH:PRODL None 0000 1101 kkkk kkkk (W) x (f) PRODH:PRODL None 0000 001a ffff ffff Status Affected: Encoding: Description: An unsigned multiplication is carried out between the contents of W and the 8-bit literal `k'. The 16-bit result is placed in the PRODH:PRODL register pair. PRODH contains the high byte. W is unchanged. None of the Status flags are affected. Note that neither Overflow nor Carry is possible in this operation. A Zero result is possible but not detected. An unsigned multiplication is carried out between the contents of W and the register file location `f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both W and `f' are unchanged. None of the Status flags are affected. Note that neither Overflow nor Carry is possible in this operation. A Zero result is possible but not detected. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read literal `k' Q3 Process Data Q4 Write registers PRODH: PRODL Example: Before Instruction W PRODH PRODL After Instruction W PRODH PRODL If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' Q3 Process Data Q4 Write registers PRODH: PRODL MULLW 0C4h = = = = = = E2h ? ? E2h ADh 08h Example: Before Instruction W REG PRODH PRODL After Instruction W REG PRODH PRODL MULWF REG, 1 = = = = = = = = C4h B5h ? ? C4h B5h 8Ah 94h DS39960B-page 456 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY NEGF Negate f NOP No Operation Syntax: Operands: Operation: Status Affected: Encoding: Description: NEGF f {,a} Syntax: Operands: Operation: Status Affected: Encoding: ffff ffff NOP None No operation None 0000 1111 0000 xxxx 0000 xxxx 0000 xxxx 0 f 255 a [0,1] (f) + 1 f N, OV, C, DC, Z 0110 110a Location `f' is negated using two's complement. The result is placed in the data memory location `f'. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Description: Words: Cycles: Q Cycle Activity: Q1 Decode No operation. 1 1 Q2 No operation Q3 No operation Q4 No operation Example: None. Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' NEGF Q3 Process Data REG, 1 Q4 Write register `f' Example: Before Instruction REG = After Instruction REG = 0011 1010 [3Ah] 1100 0110 [C6h] 2010 Microchip Technology Inc. Preliminary DS39960B-page 457 PIC18F87K22 FAMILY POP Pop Top of Return Stack PUSH Push Top of Return Stack Syntax: Operands: Operation: Status Affected: Encoding: Description: POP None (TOS) bit bucket None 0000 0000 0000 0110 Syntax: Operands: Operation: Status Affected: Encoding: Description: PUSH None (PC + 2) TOS None 0000 0000 0000 0101 The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack. 1 1 Q2 No operation POP GOTO The PC + 2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows implementing a software stack by modifying TOS and then pushing it onto the return stack. 1 1 Q2 PUSH PC + 2 onto return stack PUSH Words: Cycles: Q Cycle Activity: Q1 Decode Words: Cycles: Q Cycle Activity: Q1 Decode Q3 POP TOS value Q4 No operation Q3 No operation Q4 No operation Example: Example: NEW Before Instruction TOS Stack (1 level down) After Instruction TOS PC = = = = 0031A2h 014332h 014332h NEW Before Instruction TOS PC After Instruction PC TOS Stack (1 level down) = = = = = 345Ah 0124h 0126h 0126h 345Ah DS39960B-page 458 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY RCALL Relative Call RESET Reset Syntax: Operands: Operation: Status Affected: Encoding: Description: RCALL n Syntax: Operands: Operation: Status Affected: 1nnn nnnn nnnn RESET None Reset all registers and flags that are affected by a MCLR Reset. All 0000 0000 1111 1111 -1024 n 1023 (PC) + 2 TOS, (PC) + 2 + 2n PC None 1101 Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number `2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction. 1 2 Q2 Read literal `n' PUSH PC to stack No operation HERE This instruction provides a way to execute a MCLR Reset in software. 1 1 Q2 Start reset RESET Words: Cycles: Q Cycle Activity: Q1 Decode Q3 No operation Q4 No operation Example: Q3 Process Data Q4 Write to PC After Instruction Registers = Flags* = Reset Value Reset Value No operation Example: No operation RCALL Jump No operation Before Instruction PC = Address (HERE) After Instruction PC = Address (Jump) TOS = Address (HERE + 2) 2010 Microchip Technology Inc. Preliminary DS39960B-page 459 PIC18F87K22 FAMILY RETFIE Return from Interrupt RETLW Return Literal to W Syntax: Operands: Operation: RETFIE {s} s [0,1] (TOS) PC, 1 GIE/GIEH or PEIE/GIEL; if s = 1, (WS) W, (STATUSS) STATUS, (BSRS) BSR, PCLATU, PCLATH are unchanged GIE/GIEH, PEIE/GIEL. 0000 0000 0001 000s Syntax: Operands: Operation: RETLW k 0 k 255 k W, (TOS) PC, PCLATU, PCLATH are unchanged None 0000 1100 kkkk kkkk Status Affected: Encoding: Description: Status Affected: Encoding: Description: Return from interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low-priority global interrupt enable bit. If `s' = 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers W, STATUS and BSR. If `s' = 0, no update of these registers occurs. 1 2 W is loaded with the 8-bit literal `k'. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged. 1 2 Q2 Read literal `k' No operation Q3 Process Data No operation Q4 POP PC from stack, write to W No operation Words: Cycles: Q Cycle Activity: Q1 Decode Words: Cycles: Q Cycle Activity: Q1 Decode No operation Example: Q2 No operation Q3 No operation No operation Example: No operation RETFIE 1 No operation Q4 POP PC from stack Set GIEH or GIEL No operation After Interrupt PC W BSR STATUS GIE/GIEH, PEIE/GIEL = = = = = TOS WS BSRS STATUSS 1 CALL TABLE ; ; ; ; : TABLE ADDWF PCL ; RETLW k0 ; RETLW k1 ; : : RETLW kn ; W contains table offset value W now has table value W = offset Begin table End of table Before Instruction W = After Instruction W = 07h value of kn DS39960B-page 460 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY RETURN Return from Subroutine RLCF Rotate Left f through Carry Syntax: Operands: Operation: RETURN {s} s [0,1] (TOS) PC; if s = 1, (WS) W, (STATUSS) STATUS, (BSRS) BSR, PCLATU, PCLATH are unchanged None 0000 0000 0001 001s Syntax: Operands: RLCF f {,d {,a}} 0 f 255 d [0,1] a [0,1] (f 0011 01da ffff ffff Operation: Status Affected: Encoding: Description: Status Affected: Encoding: Description: Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If `s'= 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers W, STATUS and BSR. If `s' = 0, no update of these registers occurs. 1 2 Q2 No operation No operation Q3 Process Data No operation Q4 POP PC from stack No operation The contents of register `f' are rotated one bit to the left through the Carry flag. If `d' is `0', the result is placed in W. If `d' is `1', the result is stored back in register `f'. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. C register f Words: Cycles: Q Cycle Activity: Q1 Decode No operation Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' RLCF Example: RETURN After Instruction: PC = TOS Q3 Process Data Q4 Write to destination Example: Before Instruction REG = C = After Instruction REG = = W C = REG, 0, 0 1110 0110 0 1110 0110 1100 1100 1 2010 Microchip Technology Inc. Preliminary DS39960B-page 461 PIC18F87K22 FAMILY RLNCF Rotate Left f (No Carry) RRCF Rotate Right f through Carry Syntax: Operands: RLNCF 0 f 255 d [0,1] a [0,1] f {,d {,a}} Syntax: Operands: RRCF f {,d {,a}} 0 f 255 d [0,1] a [0,1] (f 0011 00da ffff ffff Operation: Status Affected: Encoding: Description: (f 0100 01da ffff ffff Operation: Status Affected: Encoding: Description: The contents of register `f' are rotated one bit to the left. If `d' is `0', the result is placed in W. If `d' is `1', the result is stored back in register `f'. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. register f The contents of register `f' are rotated one bit to the right through the Carry flag. If `d' is `0', the result is placed in W. If `d' is `1', the result is placed back in register `f'. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. C register f Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' RLNCF Words: Q3 Process Data Q4 Write to destination Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' RRCF Example: Before Instruction REG = After Instruction REG = REG, 1, 0 Q3 Process Data REG, 0, 0 Q4 Write to destination 1010 1011 0101 0111 Example: Before Instruction REG = C = After Instruction REG = = W C = 1110 0110 0 1110 0110 0111 0011 0 DS39960B-page 462 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY RRNCF Rotate Right f (No Carry) SETF Set f Syntax: Operands: RRNCF f {,d {,a}} Syntax: Operands: Operation: Status Affected: Encoding: ffff SETF f {,a} 0 f 255 d [0,1] a [0,1] (f 0100 00da ffff 0 f 255 a [0,1] FFh f None 0110 100a ffff ffff Operation: Status Affected: Encoding: Description: Description: The contents of the specified register are set to FFh. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. The contents of register `f' are rotated one bit to the right. If `d' is `0', the result is placed in W. If `d' is `1', the result is placed back in register `f'. If `a' is `0', the Access Bank will be selected, overriding the BSR value. If `a' is `1', then the bank will be selected as per the BSR value. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. register f Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' SETF Q3 Process Data REG,1 Q4 Write register `f' Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' RRNCF Example: Q3 Process Data REG, 1, 0 Q4 Write to destination Before Instruction REG After Instruction REG = = 5Ah FFh Example 1: Before Instruction REG = After Instruction REG = Example 2: 1101 0111 1110 1011 REG, 0, 0 RRNCF Before Instruction W = REG = After Instruction W = REG = ? 1101 0111 1110 1011 1101 0111 2010 Microchip Technology Inc. Preliminary DS39960B-page 463 PIC18F87K22 FAMILY SLEEP Enter Sleep Mode SUBFWB Subtract f from W with Borrow Syntax: Operands: Operation: SLEEP None 00h WDT, 0 WDT postscaler, 1 TO, 0 PD TO, PD 0000 0000 0000 0011 Syntax: Operands: SUBFWB 0 f 255 d [0,1] a [0,1] f {,d {,a}} Operation: Status Affected: Encoding: Description: (W) - (f) - (C) dest N, OV, C, DC, Z 0101 01da ffff ffff Status Affected: Encoding: Description: The Power-Down status bit (PD) is cleared. The Time-out status bit (TO) is set. The Watchdog Timer and its postscaler are cleared. The processor is put into Sleep mode with the oscillator stopped. Subtract register `f' and Carry flag (borrow) from W (2's complement method). If `d' is `0', the result is stored in W. If `d' is `1', the result is stored in register `f'. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 No operation SLEEP Q3 Process Data Q4 Go to Sleep Words: Cycles: Q Cycle Activity: Q1 Decode Example: 1 1 Q2 Read register `f' Q3 Process Data Q4 Write to destination Before Instruction TO = ? PD = ? After Instruction 1 TO = PD = 0 If WDT causes wake-up, this bit is cleared. Example 1: SUBFWB REG, 1, 0 Before Instruction REG = 3 W = 2 C = 1 After Instruction REG = FF W = 2 C = 0 Z = 0 N = 1 ; result is negative Example 2: SUBFWB REG, 0, 0 Before Instruction REG = 2 W = 5 C = 1 After Instruction REG = 2 W = 3 C = 1 Z = 0 N = 0 ; result is positive Example 3: SUBFWB REG, 1, 0 Before Instruction REG = 1 W = 2 C = 0 After Instruction REG = 0 W = 2 C = 1 Z = 1 ; result is zero N = 0 DS39960B-page 464 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY SUBLW Subtract W from Literal SUBWF Subtract W from f Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruction W = C = After Instruction W = C = Z = N = Example 2: Before Instruction W = C = After Instruction W = C = Z = N = Example 3: Before Instruction W = C = After Instruction W = C = Z = N = SUBLW k 0 k 255 k - (W) W N, OV, C, DC, Z 0000 1000 kkkk kkkk Syntax: Operands: SUBWF 0 f 255 d [0,1] a [0,1] f {,d {,a}} Operation: Status Affected: Encoding: Description: (f) - (W) dest N, OV, C, DC, Z 0101 11da ffff ffff W is subtracted from the eight-bit literal `k'. The result is placed in W. 1 1 Q2 Read literal `k' SUBLW Subtract W from register `f' (2's complement method). If `d' is `0', the result is stored in W. If `d' is `1', the result is stored back in register `f'. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Q3 Process Data 02h Q4 Write to W 01h ? 01h 1 0 0 SUBLW ; result is positive Words: Cycles: 02h 1 1 Q2 Read register `f' Q3 Process Data REG, 1, 0 02h ? 00h 1 1 0 SUBLW Q Cycle Activity: Q1 Decode Q4 Write to destination ; result is zero 02h 03h ? FFh 0 0 1 ; (2's complement) ; result is negative Example 1: SUBWF Before Instruction REG = 3 W = 2 C = ? After Instruction REG = 1 W = 2 C = 1 Z = 0 N = 0 Example 2: SUBWF Before Instruction REG = 2 W = 2 C = ? After Instruction REG = 2 W = 0 C = 1 Z = 1 N = 0 Example 3: SUBWF Before Instruction REG = 1 W = 2 C = ? After Instruction REG = FFh W = 2 C = 0 Z = 0 N = 1 ; result is positive REG, 0, 0 ; result is zero REG, 1, 0 ;(2's complement) ; result is negative 2010 Microchip Technology Inc. Preliminary DS39960B-page 465 PIC18F87K22 FAMILY SUBWFB Subtract W from f with Borrow SWAPF Swap f Syntax: Operands: SUBWFB 0 f 255 d [0,1] a [0,1] f {,d {,a}} Syntax: Operands: SWAPF f {,d {,a}} 0 f 255 d [0,1] a [0,1] (f<3:0>) dest<7:4>, (f<7:4>) dest<3:0> None 0011 10da ffff ffff Operation: Status Affected: Encoding: Description: (f) - (W) - (C) dest N, OV, C, DC, Z 0101 10da ffff ffff Operation: Status Affected: Encoding: Description: Subtract W and the Carry flag (borrow) from register `f' (2's complement method). If `d' is `0', the result is stored in W. If `d' is `1', the result is stored back in register `f'. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. The upper and lower nibbles of register `f' are exchanged. If `d' is `0', the result is placed in W. If `d' is `1', the result is placed in register `f'. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' Q3 Process Data Q4 Write to destination Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' SWAPF Example 1: SUBWFB REG, 1, 0 Before Instruction (0001 1001) REG = 19h W = 0Dh (0000 1101) C = 1 After Instruction (0000 1011) REG = 0Ch W = 0Dh (0000 1101) C = 1 Z = 0 N = 0 ; result is positive Example 2: SUBWFB REG, 0, 0 Before Instruction (0001 1011) REG = 1Bh W = 1Ah (0001 1010) C = 0 After Instruction (0001 1011) REG = 1Bh W = 00h 1 C = Z = 1 ; result is zero N = 0 Example 3: SUBWFB Before Instruction REG = 03h W = 0Eh C = 1 After Instruction REG = F5h W C Z N REG, 1, 0 (0000 0011) (0000 1101) Q3 Process Data REG, 1, 0 Q4 Write to destination Example: Before Instruction REG = After Instruction REG = 53h 35h = = = = 0Eh 0 0 1 (1111 0100) ; [2's comp] (0000 1101) ; result is negative DS39960B-page 466 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TBLRD Table Read TBLRD Table Read (Continued) TBLRD *+ ; Syntax: Operands: Operation: TBLRD ( *; *+; *-; +*) None if TBLRD *, (Prog Mem (TBLPTR)) TABLAT; TBLPTR - No Change if TBLRD *+, (Prog Mem (TBLPTR)) TABLAT; (TBLPTR) + 1 TBLPTR if TBLRD *-, (Prog Mem (TBLPTR)) TABLAT; (TBLPTR) - 1 TBLPTR if TBLRD +*, (TBLPTR) + 1 TBLPTR; (Prog Mem (TBLPTR)) TABLAT Example 1: Before Instruction TABLAT TBLPTR MEMORY(00A356h) After Instruction TABLAT TBLPTR Example 2: TBLRD = = = = = +* ; 55h 00A356h 34h 34h 00A357h Status Affected: None Encoding: 0000 0000 0000 10nn nn=0 * =1 *+ =2 *=3 +* Before Instruction TABLAT TBLPTR MEMORY(01A357h) MEMORY(01A358h) After Instruction TABLAT TBLPTR = = = = = = AAh 01A357h 12h 34h 34h 01A358h Description: This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. TBLPTR<0> = 0: Least Significant Byte of Program Memory Word TBLPTR<0> = 1: Most Significant Byte of Program Memory Word The TBLRD instruction can modify the value of TBLPTR as follows: * no change * post-increment * post-decrement * pre-increment Words: Cycles: Q Cycle Activity: Q1 Decode No operation 1 2 Q2 No operation No operation (Read Program Memory) Q3 No operation No operation Q4 No operation No operation (Write TABLAT) 2010 Microchip Technology Inc. Preliminary DS39960B-page 467 PIC18F87K22 FAMILY TBLWT Table Write TBLWT Table Write (Continued) TBLWT *+; Syntax: Operands: Operation: TBLWT ( *; *+; *-; +*) None if TBLWT*, (TABLAT) Holding Register; TBLPTR - No Change if TBLWT*+, (TABLAT) Holding Register; (TBLPTR) + 1 TBLPTR if TBLWT*-, (TABLAT) Holding Register; (TBLPTR) - 1 TBLPTR if TBLWT+*, (TBLPTR) + 1 TBLPTR; (TABLAT) Holding Register None 0000 0000 0000 11nn nn=0 * =1 *+ =2 *=3 +* Example 1: Before Instruction TABLAT = 55h TBLPTR = 00A356h HOLDING REGISTER (00A356h) = FFh After Instructions (table write completion) TABLAT = 55h TBLPTR = 00A357h HOLDING REGISTER (00A356h) = 55h Example 2: TBLWT +*; Status Affected: Encoding: Description: This instruction uses the 3 LSBs of TBLPTR to determine which of the 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 6.0 "Memory Organization" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0:Least Significant Byte of Program Memory Word TBLPTR[0] = 1:Most Significant Byte of Program Memory Word The TBLWT instruction can modify the value of TBLPTR as follows: * no change * post-increment * post-decrement * pre-increment Before Instruction TABLAT = 34h TBLPTR = 01389Ah HOLDING REGISTER (01389Ah) = FFh HOLDING REGISTER (01389Bh) = FFh After Instruction (table write completion) TABLAT = 34h TBLPTR = 01389Bh HOLDING REGISTER (01389Ah) = FFh HOLDING REGISTER (01389Bh) = 34h Words: Cycles: Q Cycle Activity: 1 2 Q1 Decode Q2 Q3 Q4 No No No operation operation operation No No No No operation operation operation operation (Read (Write to TABLAT) Holding Register) DS39960B-page 468 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TSTFSZ Test f, Skip if 0 XORLW Exclusive OR Literal with W Syntax: Operands: Operation: Status Affected: Encoding: Description: TSTFSZ f {,a} 0 f 255 a [0,1] skip if f = 0 None 0110 011a ffff ffff Syntax: Operands: Operation: Status Affected: Encoding: Description: XORLW k 0 k 255 (W) .XOR. k W N, Z 0000 1010 kkkk kkkk If `f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. The contents of W are XORed with the 8-bit literal `k'. The result is placed in W. 1 1 Q2 Read literal `k' XORLW Words: Cycles: Q Cycle Activity: Q1 Decode Q3 Process Data 0AFh Q4 Write to W Example: Before Instruction W = After Instruction W = B5h 1Ah Words: Cycles: 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q2 Read register `f' Q3 Process Data Q4 No operation Q4 No operation Q4 No operation No operation Q Cycle Activity: Q1 Decode If skip: Q1 Q2 Q3 No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 No No No operation operation operation No No No operation operation operation Example: HERE NZERO ZERO TSTFSZ : : CNT, 1 Before Instruction PC After Instruction If CNT PC If CNT PC = = = = Address (HERE) 00h, Address (ZERO) 00h, Address (NZERO) 2010 Microchip Technology Inc. Preliminary DS39960B-page 469 PIC18F87K22 FAMILY XORWF Exclusive OR W with f Syntax: Operands: XORWF 0 f 255 d [0,1] a [0,1] f {,d {,a}} Operation: Status Affected: Encoding: Description: (W) .XOR. (f) dest N, Z 0001 10da ffff ffff Exclusive OR the contents of W with register `f'. If `d' is `0', the result is stored in W. If `d' is `1', the result is stored back in the register `f'. If `a' is `0', the Access Bank is selected. If `a' is `1', the BSR is used to select the GPR bank. If `a' is `0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read register `f' XORWF Q3 Process Data REG, 1, 0 Q4 Write to destination Example: Before Instruction REG = W = After Instruction REG = W = AFh B5h 1Ah B5h DS39960B-page 470 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 29.2 Extended Instruction Set In addition to the standard 75 instructions of the PIC18 instruction set, the PIC18F87K22 family of devices also provides an optional extension to the core CPU functionality. The added features include eight additional instructions that augment Indirect and Indexed Addressing operations and the implementation of Indexed Literal Offset Addressing for many of the standard PIC18 instructions. The additional features of the extended instruction set are enabled by default on unprogrammed devices. Users must properly set or clear the XINST Configuration bit during programming to enable or disable these features. The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for Indexed Addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution. The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include: * Dynamic allocation and deallocation of software stack space when entering and leaving subroutines * Function Pointer invocation * Software Stack Pointer manipulation * Manipulation of variables located in a software stack A summary of the instructions in the extended instruction set is provided in Table 29-3. Detailed descriptions are provided in Section 29.2.2 "Extended Instruction Set". The opcode field descriptions in Table 29-1 (page 430) apply to both the standard and extended PIC18 instruction sets. Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler. 29.2.1 EXTENDED INSTRUCTION SYNTAX Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of Indexed Addressing, it is enclosed in square brackets ("[ ]"). This is done to indicate that the argument is used as an index or offset. The MPASMTM Assembler will flag an error if it determines that an index or offset value is not bracketed. When the extended instruction set is enabled, brackets are also used to indicate index arguments in byte-oriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 29.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands". Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }"). TABLE 29-3: Mnemonic, Operands EXTENSIONS TO THE PIC18 INSTRUCTION SET Description Cycles 16-Bit Instruction Word MSb 1110 1110 0000 1110 1111 1110 1111 1110 1110 1110 1000 1000 0000 1011 ffff 1011 xxxx 1010 1001 1001 ffkk 11kk 0001 0zzz ffff 1zzz xzzz kkkk ffkk 11kk LSb kkkk kkkk 0100 zzzz ffff zzzz zzzz kkkk kkkk kkkk Status Affected ADDFSR ADDULNK CALLW MOVSF MOVSS PUSHL SUBFSR SUBULNK f, k k zs, fd zs, zd k f, k k Add Literal to FSR Add Literal to FSR2 and Return Call Subroutine using WREG Move zs (source) to 1st word fd (destination) 2nd word Move zs (source) to 1st word zd (destination) 2nd word Store Literal at FSR2, Decrement FSR2 Subtract Literal from FSR Subtract Literal from FSR2 and return 1 2 2 2 2 1 1 2 None None None None None None None None 2010 Microchip Technology Inc. Preliminary DS39960B-page 471 PIC18F87K22 FAMILY 29.2.2 ADDFSR EXTENDED INSTRUCTION SET Add Literal to FSR ADDULNK Add Literal to FSR2 and Return Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode ADDFSR f, k 0 k 63 f [ 0, 1, 2 ] FSR(f) + k FSR(f) None 1110 1000 ffkk Syntax: Operands: Operation: Status Affected: Encoding: Description: kkkk ADDULNK k 0 k 63 FSR2 + k FSR2, (TOS) PC None 1110 1000 11kk kkkk The 6-bit literal `k' is added to the contents of the FSR specified by `f'. 1 1 Q2 Read literal `k' Q3 Process Data Q4 Write to FSR The 6-bit literal `k' is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the ADDFSR instruction, where f = 3 (binary `11'); it operates only on FSR2. 1 2 Q2 Read literal `k' No Operation Q3 Process Data No Operation Q4 Write to FSR No Operation Example: ADDFSR 2, 23h Before Instruction FSR2 = After Instruction FSR2 = 03FFh 0422h Words: Cycles: Q Cycle Activity: Q1 Decode No Operation Example: ADDULNK 23h Before Instruction FSR2 = PC = After Instruction FSR2 = PC = 03FFh 0100h 0422h (TOS) Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s). DS39960B-page 472 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY CALLW Subroutine Call Using WREG MOVSF Move Indexed to f Syntax: Operands: Operation: CALLW None (PC + 2) TOS, (W) PCL, (PCLATH) PCH, (PCLATU) PCU None 0000 0000 0001 0100 Syntax: Operands: Operation: Status Affected: Encoding: 1st word (source) 2nd word (destin.) Description: MOVSF [zs], fd 0 zs 127 0 fd 4095 ((FSR2) + zs) fd None 1110 1111 1011 ffff 0zzz ffff zzzzs ffffd Status Affected: Encoding: Description First, the return address (PC + 2) is pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched. Unlike CALL, there is no option to update W, STATUS or BSR. The contents of the source register are moved to destination register `fd'. The actual address of the source register is determined by adding the 7-bit literal offset `zs', in the first word, to the value of FSR2. The address of the destination register is specified by the 12-bit literal `fd' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh). The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an Indirect Addressing register, the value returned will be 00h. Words: Cycles: Q Cycle Activity: Q1 Decode No operation 1 2 Q2 Read WREG No operation Q3 Push PC to stack No operation Q4 No operation No operation Words: Cycles: Q Cycle Activity: Q1 Decode Decode 2 2 Q2 Q3 Determine Determine source addr source addr No No operation operation No dummy read Q4 Read source reg Write register `f' (dest) Example: HERE CALLW Before Instruction PC = PCLATH = PCLATU = W = After Instruction PC = TOS = PCLATH = PCLATU = W = address (HERE) 10h 00h 06h 001006h address (HERE + 2) 10h 00h 06h Example: MOVSF [05h], REG2 Before Instruction FSR2 Contents of 85h REG2 After Instruction FSR2 Contents of 85h REG2 = = = = = = 80h 33h 11h 80h 33h 33h 2010 Microchip Technology Inc. Preliminary DS39960B-page 473 PIC18F87K22 FAMILY MOVSS Move Indexed to Indexed PUSHL Store Literal at FSR2, Decrement FSR2 Syntax: Operands: Operation: Status Affected: Encoding: 1st word (source) 2nd word (dest.) Description MOVSS [zs], [zd] 0 zs 127 0 zd 127 ((FSR2) + zs) ((FSR2) + zd) None 1110 1111 1011 xxxx 1zzz xzzz zzzzs zzzzd Syntax: Operands: Operation: Status Affected: Encoding: Description: PUSHL k 0k 255 k (FSR2), FSR2 - 1 FSR2 None 1111 1010 kkkk kkkk The contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets, `zs' or `zd', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh). The MOVSS instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an Indirect Addressing register, the value returned will be 00h. If the resultant destination address points to an Indirect Addressing register, the instruction will execute as a NOP. The 8-bit literal `k' is written to the data memory address specified by FSR2. FSR2 is decremented by 1 after the operation. This instruction allows users to push values onto a software stack. Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read `k' Q3 Process data Q4 Write to destination Example: PUSHL 08h Before Instruction FSR2H:FSR2L Memory (01ECh) After Instruction FSR2H:FSR2L Memory (01ECh) = = = = 01ECh 00h 01EBh 08h Words: Cycles: Q Cycle Activity: Q1 Decode Decode 2 2 Q2 Q3 Determine Determine source addr source addr Determine Determine dest addr dest addr Q4 Read source reg Write to dest reg Example: MOVSS [05h], [06h] Before Instruction FSR2 Contents of 85h Contents of 86h After Instruction FSR2 Contents of 85h Contents of 86h = = = = = = 80h 33h 11h 80h 33h 33h DS39960B-page 474 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY SUBFSR Subtract Literal from FSR SUBULNK Subtract Literal from FSR2 and Return Syntax: Operands: Operation: Status Affected: Encoding: Description: SUBFSR f, k 0 k 63 f [ 0, 1, 2 ] FSRf - k FSRf None 1110 1001 Syntax: Operands: Operation: Status Affected: Encoding: Description: ffkk kkkk SUBULNK k 0 k 63 FSR2 - k FSR2, (TOS) PC None 1110 1001 11kk kkkk Words: Cycles: Q Cycle Activity: Q1 Decode The 6-bit literal `k' is subtracted from the contents of the FSR specified by `f'. 1 1 Q2 Read register `f' Q3 Process Data Q4 Write to destination The 6-bit literal `k' is subtracted from the contents of the FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the SUBFSR instruction, where f = 3 (binary `11'); it operates only on FSR2. 1 2 Q2 Read register `f' No Operation Q3 Process Data No Operation Q4 Write to destination No Operation Example: SUBFSR 2, 23h Before Instruction FSR2 = 03FFh After Instruction FSR2 = 03DCh Words: Cycles: Q Cycle Activity: Q1 Decode No Operation Example: SUBULNK 23h Before Instruction FSR2 = 03FFh PC = 0100h After Instruction FSR2 = 03DCh PC = (TOS) 2010 Microchip Technology Inc. Preliminary DS39960B-page 475 PIC18F87K22 FAMILY 29.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE Enabling the PIC18 instruction set extension may cause legacy applications to behave erratically or fail entirely. 29.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands Note: In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing (Section 6.6.1 "Indexed Addressing with Literal Offset"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted. When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank (a = 0) or in a GPR bank designated by the BSR (a = 1). When the extended instruction set is enabled and a = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument - that is, all byte-oriented and bit-oriented instructions, or almost half of the core PIC18 instructions - may behave differently when the extended instruction set is enabled. When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 29.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands"). Although the Indexed Literal Offset mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind, that when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing. Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types. When the extended instruction set is enabled, the file register argument `f' in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value `k'. As already noted, this occurs only when `f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[ ]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within the brackets, will generate an error in the MPASMTM Assembler. If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be `0'. This is in contrast to standard operation (extended instruction set disabled), when `a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler. The destination argument, `d', functions as before. In the latest versions of the MPASM Assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option, /y, or the PE directive in the source listing. 29.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set. Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses. When porting an application to the PIC18F87K22 family, it is very important to consider the type of code. A large, re-entrant application that is written in C and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set. DS39960B-page 476 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY ADDWF ADD W to Indexed (Indexed Literal Offset mode) BSF Bit Set Indexed (Indexed Literal Offset mode) Syntax: Operands: Operation: Status Affected: Encoding: Description: ADDWF 0 k 95 d [0,1] [k] {,d} Syntax: Operands: Operation: Status Affected: kkkk kkkk BSF [k], b 0 f 95 0b7 1 ((FSR2) + k) (W) + ((FSR2) + k) dest N, OV, C, DC, Z 0010 01d0 None 1000 bbb0 kkkk kkkk Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode The contents of W are added to the contents of the register indicated by FSR2, offset by the value `k'. If `d' is `0', the result is stored in W. If `d' is `1', the result is stored back in register `f'. Bit `b' of the register indicated by FSR2, offset by the value `k', is set. 1 1 Q2 Read register `f' BSF Words: Cycles: Q Cycle Activity: Q1 Decode 1 1 Q2 Read `k' Q3 Process Data [OFST] ,0 Q3 Process Data Q4 Write to destination Q4 Write to destination Example: [FLAG_OFST], 7 Example: ADDWF Before Instruction W OFST FSR2 Contents of 0A2Ch After Instruction W Contents of 0A2Ch = = = = = = 17h 2Ch 0A00h 20h 37h 20h Before Instruction FLAG_OFST FSR2 Contents of 0A0Ah After Instruction Contents of 0A0Ah = = = = 0Ah 0A00h 55h D5h SETF Set Indexed (Indexed Literal Offset mode) Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode SETF [k] 0 k 95 FFh ((FSR2) + k) None 0110 1000 kkkk kkkk The contents of the register indicated by FSR2, offset by `k', are set to FFh. 1 1 Q2 Read `k' Q3 Process Data [OFST] Q4 Write register Example: SETF Before Instruction OFST FSR2 Contents of 0A2Ch After Instruction Contents of 0A2Ch = = = = 2Ch 0A00h 00h FFh 2010 Microchip Technology Inc. Preliminary DS39960B-page 477 PIC18F87K22 FAMILY 29.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB(R) IDE TOOLS The latest versions of Microchip's software tools have been designed to fully support the extended instruction set for the PIC18F87K22 family. This includes the MPLAB C18 C Compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE). When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is `0', disabling the extended instruction set and Indexed Literal Offset Addressing. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming. To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways: * A menu option or dialog box within the environment that allows the user to configure the language tool and its settings for the project * A command line option * A directive in the source code These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information. DS39960B-page 478 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 30.0 DEVELOPMENT SUPPORT 30.1 The PIC(R) microcontrollers and dsPIC(R) digital signal controllers are supported with a full range of software and hardware development tools: * Integrated Development Environment - MPLAB(R) IDE Software * Compilers/Assemblers/Linkers - MPLAB C Compiler for Various Device Families - HI-TECH C for Various Device Families - MPASMTM Assembler - MPLINKTM Object Linker/ MPLIBTM Object Librarian - MPLAB Assembler/Linker/Librarian for Various Device Families * Simulators - MPLAB SIM Software Simulator * Emulators - MPLAB REAL ICETM In-Circuit Emulator * In-Circuit Debuggers - MPLAB ICD 3 - PICkitTM 3 Debug Express * Device Programmers - PICkitTM 2 Programmer - MPLAB PM3 Device Programmer * Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits MPLAB Integrated Development Environment Software The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows(R) operating system-based application that contains: * A single graphical interface to all debugging tools - Simulator - Programmer (sold separately) - In-Circuit Emulator (sold separately) - In-Circuit Debugger (sold separately) * A full-featured editor with color-coded context * A multiple project manager * Customizable data windows with direct edit of contents * High-level source code debugging * Mouse over variable inspection * Drag and drop variables from source to watch windows * Extensive on-line help * Integration of select third party tools, such as IAR C Compilers The MPLAB IDE allows you to: * Edit your source files (either C or assembly) * One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information) * Debug using: - Source files (C or assembly) - Mixed C and assembly - Machine code MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power. 2010 Microchip Technology Inc. Preliminary DS39960B-page 479 PIC18F87K22 FAMILY 30.2 MPLAB C Compilers for Various Device Families 30.5 MPLINK Object Linker/ MPLIB Object Librarian The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use. For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger. The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script. The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The object linker/library features include: * Efficient linking of single libraries instead of many smaller files * Enhanced code maintainability by grouping related modules together * Flexible creation of libraries with easy module listing, replacement, deletion and extraction 30.3 HI-TECH C for Various Device Families The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use. For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger. The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms. 30.6 MPLAB Assembler, Linker and Librarian for Various Device Families 30.4 MPASM Assembler The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs. The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel(R) standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging. The MPASM Assembler features include: * Integration into MPLAB IDE projects * User-defined macros to streamline assembly code * Conditional assembly for multi-purpose source files * Directives that allow complete control over the assembly process MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include: * * * * * * Support for the entire device instruction set Support for fixed-point and floating-point data Command line interface Rich directive set Flexible macro language MPLAB IDE compatibility DS39960B-page 480 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 30.7 MPLAB SIM Software Simulator 30.9 The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC(R) DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers. The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool. MPLAB ICD 3 In-Circuit Debugger System MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC(R) Flash microcontrollers and dsPIC(R) DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE). The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers. 30.8 MPLAB REAL ICE In-Circuit Emulator System 30.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express The MPLAB PICkit 3 allows debugging and programming of PIC(R) and dsPIC(R) Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial ProgrammingTM. The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software. MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC(R) Flash MCUs and dsPIC(R) Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit. The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new highspeed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5). The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables. 2010 Microchip Technology Inc. Preliminary DS39960B-page 481 PIC18F87K22 FAMILY 30.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express The PICkitTM 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows(R) programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkitTM 2 enables in-circuit debugging on most PIC(R) microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified. The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software. 30.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification. The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory. The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications. In addition to the PICDEMTM and dsPICDEMTM demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ(R) security ICs, CAN, IrDA(R), PowerSmart battery management, SEEVAL(R) evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more. Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board. Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits. 30.12 MPLAB PM3 Device Programmer The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSPTM cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications. DS39960B-page 482 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 31.0 ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings() Ambient temperature under bias.............................................................................................................-40C to +125C Storage temperature .............................................................................................................................. -65C to +150C Voltage on any digital only I/O pin or MCLR with respect to VSS (except VDD) ........................................... -0.3V to 9.0V Voltage on any combined digital and analog pin with respect to VSS (except VDD and MCLR)...... -0.3V to (VDD + 0.3V) Voltage on VDD with respect to VSS (with regulator enabled) ..................................................................... -0.3V to 5.5V Voltage on VDD with respect to VSS (with regulator disabled)..................................................................... -0.3V to 3.6V Total power dissipation (Note 1) ..................................................................................................................................1W Maximum current out of VSS pin ...........................................................................................................................300 mA Maximum current into VDD pin ..............................................................................................................................250 mA Maximum output current sunk by PORTA<7:6> and any PORTB and PORTC I/O pins.........................................25 mA Maximum output current sunk by any PORTD, PORTE and PORTJ I/O pins ..........................................................8 mA Maximum output current sunk by PORTA<5:0> and any PORTF, PORTG and PORTH I/O pins ............................2 mA Maximum output current sourced by PORTA<7:6> and any PORTB and PORTC I/O pins ...................................25 mA Maximum output current sourced by any PORTD, PORTE and PORTJ I/O pins .....................................................8 mA Maximum output current sourced by PORTA<5:0> and any PORTF, PORTG and PORTH I/O pins .......................2 mA Maximum current sunk byall ports combined.......................................................................................................200 mA Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - IOH} + {(VDD - VOH) x IOH} + (VOL x IOL) NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. 2010 Microchip Technology Inc. Preliminary DS39960B-page 483 PIC18F87K22 FAMILY FIGURE 31-1: VOLTAGE-FREQUENCY GRAPH, REGULATOR ENABLED (INDUSTRIAL)(1) 6V 5.5V 5V 4V 3V 1.8V 3V PIC18F87K22 Family Voltage (VDD) 0 4 MHz Frequency 64 MHz(1) Note 1: 2: FMAX = 25 MHz in 8-Bit External Memory mode. For VDD values, 1.8V to 3V, FMAX = (VDD - 1.8)/ 0.02 MHz. FMAX = 64 MHz in all other modes. For VDD values, 1.8V to 3V, FMAX = (VDD - 1.72)/0.02 MHz. FIGURE 31-2: VOLTAGE-FREQUENCY GRAPH, REGULATOR DISABLED (INDUSTRIAL)(1,2) 4V 3.75V 3.25V PIC18F87K22 Family 3.6V 3V Voltage (VDD) 2.5V 1.8V 4 MHz Frequency 64 MHz Note 1: 2: When the on-chip voltage regulator is disabled, VDD must be maintained so that VDD 3.6V. For VDD values, 1.8V to 3V, FMAX = (VDD - 1.8)/0.02 MHz. DS39960B-page 484 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 31.1 DC Characteristics: Supply Voltage PIC18F87K22 Family (Industrial) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Characteristic Supply Voltage Analog Supply Voltage RAM Data Retention Voltage(1) VDD Start Voltage to Ensure Internal Power-on Reset Signal VDD Rise Rate to Ensure Internal Power-on Reset Signal Brown-out Reset Voltage (High/Medium/ Low-Power mode)(2) BORV<1:0> = 11 BORV<1:0> = 10 BORV<1:0> = 01 BORV<1:0> = 00 Min Typ Max Units Conditions PIC18F87K22 Family (Industrial) Param Symbol No. D001 VDD 1.8 1.8 VDD - 0.3 1.5 -- -- -- -- -- -- -- 3.6 5.5 VDD + 0.3 VSS + 0.3 -- 0.7 V V V V V V ENVREG tied to VSS ENVREG tied to VDD D001C AVDD D001D AVSS D002 D003 VDR VPOR Analog Ground Potential VSS - 0.3 See Section 5.3 "Power-on Reset (POR)" for details D004 SVDD 0.05 -- -- V/ms See Section 5.3 "Power-on Reset (POR)" for details D005 BVDD 1.69 1.88 2.53 2.82 1.8 2.0 2.7 3.0 1.91 2.12 2.86 3.18 Note 1: 2: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data. HP-BOR. 2010 Microchip Technology Inc. Preliminary DS39960B-page 485 PIC18F87K22 FAMILY 31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K22 Family (Industrial) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Typ Max Units Conditions PIC18F87K22 Family (Industrial) Param No. Device Power-Down Current (IPD)(1) All devices 10 20 120 630 500 500 600 1800 700 700 800 2700 1300 1400 1500 4000 nA nA nA nA nA nA nA nA nA nA nA nA -40C +25C +60C +85C -40C +25C +60C +85C -40C +25C +60C +85C VDD = 1.8V(4) (Sleep mode) Regulator Disabled All devices 50 60 170 700 VDD = 3.3V(4) (Sleep mode) Regulator Disabled All devices 350 400 550 1350 VDD = 5V(5) (Sleep mode) Regulator Enabled Note 1: 2: 3: 4: 5: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.). The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified. Standard, low-cost 32 kHz crystals have an operating temperature range of -10C to +70C. Extended temperature crystals are available at a much higher cost. Voltage regulator disabled (ENVREG = 0, tied to VSS, RETEN (CONFIG1L<0>) = 1). Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0). DS39960B-page 486 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K22 Family (Industrial) (Continued) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Typ Max Units Conditions PIC18F87K22 Family (Industrial) Param No. Device Supply Current (IDD)(2,3) All devices 5.3 5.5 5.5 10 10 10 15 16 17 180 185 190 850 800 830 990 960 950 1400 1400 1500 1300 1400 1500 2.5 2.5 2.5 2.7 2.7 2.7 A A A A A A A A A A A A A A A A A A A A A -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C VDD = 1.8V(4) Regulator Disabled VDD = 3.3V(4) Regulator Disabled VDD = 5V(5) Regulator Enabled VDD = 1.8V(4) Regulator Disabled VDD = 3.3V(4) Regulator Disabled VDD = 5V(5) Regulator Enabled VDD = 1.8V(4) Regulator Disabled VDD = 3.3V(4) Regulator Disabled VDD = 5V(5) Regulator Enabled FOSC = 4 MHz (RC_RUN mode, HF-INTOSC) FOSC = 1 MHz (RC_RUN mode, HF-INTOSC) FOSC = 31 kHz (RC_RUN mode, LF-INTOSC) All devices 10 10 11 All devices 70 80 90 All devices 410 410 410 All devices 680 683 670 All devices 760 780 800 All devices 760 760 770 All devices 1.4 1.4 1.4 mA mA mA mA mA mA All devices 1.5 1.5 1.5 Note 1: 2: 3: 4: 5: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.). The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified. Standard, low-cost 32 kHz crystals have an operating temperature range of -10C to +70C. Extended temperature crystals are available at a much higher cost. Voltage regulator disabled (ENVREG = 0, tied to VSS, RETEN (CONFIG1L<0>) = 1). Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0). 2010 Microchip Technology Inc. Preliminary DS39960B-page 487 PIC18F87K22 FAMILY 31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K22 Family (Industrial) (Continued) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Typ Max Units Conditions PIC18F87K22 Family (Industrial) Param No. Device Supply Current (IDD) Cont.(2,3) All devices 2.1 2.1 2.2 5.5 5.7 6.0 7.5 7.8 8.5 180 190 200 650 640 630 850 900 850 940 960 990 770 770 760 1400 1350 1300 1600 1700 1800 A A A A A A A A A A A A A A A A A A A A A A A A A A A -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C VDD = 1.8V(4) Regulator Disabled VDD = 3.3V(4) Regulator Disabled VDD = 5V(5) Regulator Enabled VDD = 1.8V(4) Regulator Disabled VDD = 3.3V(4) Regulator Disabled VDD = 5V(5) Regulator Enabled VDD = 1.8V(4) Regulator Disabled VDD = 3.3V(4) Regulator Disabled VDD = 5V(5) Regulator Enabled FOSC = 4 MHz (RC_IDLE mode, internal HF-INTOSC) FOSC = 1 MHz (RC_IDLE mode, HF-INTOSC) FOSC = 31 kHz (RC_IDLE mode, LF-INTOSC) All devices 3.7 3.9 3.9 All devices 70 80 80 All devices 330 330 330 All devices 520 520 520 All devices 590 600 620 All devices 470 470 460 All devices 800 800 790 All devices 880 890 910 Note 1: 2: 3: 4: 5: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.). The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified. Standard, low-cost 32 kHz crystals have an operating temperature range of -10C to +70C. Extended temperature crystals are available at a much higher cost. Voltage regulator disabled (ENVREG = 0, tied to VSS, RETEN (CONFIG1L<0>) = 1). Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0). DS39960B-page 488 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K22 Family (Industrial) (Continued) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Typ Max Units Conditions PIC18F87K22 Family (Industrial) Param No. Device Supply Current (IDD) Cont.(2,3) All devices 130 130 130 390 390 390 790 790 790 990 980 980 860 900 880 1750 1700 1800 2.7 2.6 2.6 19 19 19 20 20 20 A A A A A A A A A A A A A A A -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C VDD = 1.8V(4) Regulator Disabled VDD = 3.3V(4) Regulator Disabled VDD = 5V(5) Regulator Enabled VDD = 1.8V(4) Regulator Disabled VDD = 3.3V(4) Regulator Disabled VDD = 5V(5) Regulator Enabled VDD = 3.3V(4) Regulator Disabled VDD = 5V(5) Regulator Enabled FOSC = 4 MHz (PRI_RUN mode, EC oscillator) FOSC = 1 MHZ (PRI_RUN mode, EC oscillator) All devices 270 270 270 All devices 430 450 460 All devices 430 530 490 All devices 850 850 850 All devices 1.1 1.1 1.1 mA mA mA mA mA mA mA mA mA All devices 12.0 12 12 All devices 13 13 12 FOSC = 64 MHZ (PRI_RUN mode, EC oscillator) Note 1: 2: 3: 4: 5: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.). The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified. Standard, low-cost 32 kHz crystals have an operating temperature range of -10C to +70C. Extended temperature crystals are available at a much higher cost. Voltage regulator disabled (ENVREG = 0, tied to VSS, RETEN (CONFIG1L<0>) = 1). Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0). 2010 Microchip Technology Inc. Preliminary DS39960B-page 489 PIC18F87K22 FAMILY 31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K22 Family (Industrial) (Continued) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Typ Max Units Conditions PIC18F87K22 Family (Industrial) Param No. Device Supply Current (IDD) Cont.(2,3) All devices 3.3 3.3 3.3 5.6 5.5 5.5 5.9 5.8 5.8 18 18 18 20 20 20 mA mA mA mA mA mA mA mA mA mA mA mA -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C VDD = 3.3V(4) Regulator Disabled VDD = 5V(5) Regulator Enabled VDD = 3.3V(4) Regulator Disabled VDD = 5V(5) Regulator Enabled All devices 3.5 3.5 3.5 FOSC = 16 MHZ, (PRI_RUN mode, 4 MHz EC oscillator with PLL) All devices 12 12 12 All devices 13 12 12 FOSC = 64 MHZ, (PRI_RUN mode, 16 MHz EC oscillator with PLL) Note 1: 2: 3: 4: 5: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.). The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified. Standard, low-cost 32 kHz crystals have an operating temperature range of -10C to +70C. Extended temperature crystals are available at a much higher cost. Voltage regulator disabled (ENVREG = 0, tied to VSS, RETEN (CONFIG1L<0>) = 1). Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0). DS39960B-page 490 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K22 Family (Industrial) (Continued) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Typ Max Units Conditions PIC18F87K22 Family (Industrial) Param No. Device Supply Current (IDD) Cont.(2,3) All devices 42 42 43 73 73 74 190 195 195 450 440 460 360 360 370 650 660 660 900 950 990 9 9 9 11 11 12 A A A A A A A A A A A A A A A A A A -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C VDD = 1.8V(4) Regulator Disabled VDD = 3.3V(4) Regulator Disabled VDD = 5V(5) Regulator Enabled VDD = 1.8V(4) Regulator Disabled VDD = 3.3V(4) Regulator Disabled VDD = 5V(5) Regulator Enabled VDD = 3.3V(4) Regulator Disabled VDD = 5V(5) Regulator Enabled FOSC = 4 MHz (PRI_IDLE mode, EC oscillator) FOSC = 1 MHz (PRI_IDLE mode, EC oscillator) All devices 110 110 110 All devices 280 290 300 All devices 160 160 170 All devices 330 340 340 All devices 510 520 540 All devices 4.7 4.8 4.8 mA mA mA mA mA mA All devices 5.1 5.1 5.2 FOSC = 64 MHz (PRI_IDLE mode, EC oscillator) Note 1: 2: 3: 4: 5: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.). The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified. Standard, low-cost 32 kHz crystals have an operating temperature range of -10C to +70C. Extended temperature crystals are available at a much higher cost. Voltage regulator disabled (ENVREG = 0, tied to VSS, RETEN (CONFIG1L<0>) = 1). Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0). 2010 Microchip Technology Inc. Preliminary DS39960B-page 491 PIC18F87K22 FAMILY 31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K22 Family (Industrial) (Continued) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Typ Max Units Conditions PIC18F87K22 Family (Industrial) Param No. Device Supply Current (IDD) Cont.(2,3) All devices 3.7 5.4 6.60 8.5 10 13 18 20 23 150 190 240 4 5 6 7 9 10 160 180 240 A A A A A A A A A A A A A A A A A A -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C VDD = 1.8V(4) Regulator Disabled VDD = 3.3V(4) Regulator Disabled VDD = 5V(5) Regulator Enabled VDD = 1.8V(4) Regulator Disabled VDD = 3.3V(4) Regulator Disabled VDD = 5V(5) Regulator Enabled FOSC = 32 kHz(3) (SEC_IDLE mode, SOSCSEL = 01) FOSC = 32 kHz(3) (SEC_RUN mode, SOSCSEL = 01) All devices 8.7 10 12 All devices 60 90 100 All devices 1.2 1.7 2.6 All devices 1.6 2.8 4.1 All devices 60 80 100 Note 1: 2: 3: 4: 5: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.). The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified. Standard, low-cost 32 kHz crystals have an operating temperature range of -10C to +70C. Extended temperature crystals are available at a much higher cost. Voltage regulator disabled (ENVREG = 0, tied to VSS, RETEN (CONFIG1L<0>) = 1). Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0). DS39960B-page 492 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K22 Family (Industrial) (Continued) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Typ Max Units Conditions PIC18F87K22 Family (Industrial) Param No. Device D022 (IWDT) Module Differential Currents (IWDT, IBOR, IHLVD, IOSCB, IAD) Watchdog Timer All devices 0.3 1 A -40C A +25C 0.3 1 0.3 1 A +85C All devices 0.6 1.9 A -40C VDD = 1.8V(4) Regulator Disabled VDD = 3.3V(4) Regulator Disabled VDD = 5V(5) Regulator Enabled All Devices 0.6 0.6 0.6 0.6 0.6 4.6 4.5 4.7 4.2 4.3 4.4 1.8 1.8 1.8 1.8 1.8 19 20 20 20 20 20 A A A A A A A A A A A +25C +85C -40C +25C +85C -40C +25C +85C -40C +25C +85C D022A (IBOR) Brown-out Reset All devices VDD = 3.3V(4) Regulator Disabled VDD = 5V(5) Regulator Enabled High-Power BOR All devices High-Power BOR D022B (IHLVD) High/Low-Voltage Detect All devices Note 1: 2: 3: 4: 5: A -40C 3.8 9 VDD = 1.8V(4) A +25C 4.2 9 Regulator Disabled 4.3 10 A +85C 4.5 11 A -40C All devices VDD = 3.3V(4) A +25C 4.8 12 Regulator Disabled 4.8 12 A +85C 4.9 13 A -40C All devices VDD = 5V(5) A +25C 4.9 13 Regulator Enabled 4.9 13 A +85C The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.). The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified. Standard, low-cost 32 kHz crystals have an operating temperature range of -10C to +70C. Extended temperature crystals are available at a much higher cost. Voltage regulator disabled (ENVREG = 0, tied to VSS, RETEN (CONFIG1L<0>) = 1). Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0). 2010 Microchip Technology Inc. Preliminary DS39960B-page 493 PIC18F87K22 FAMILY 31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K22 Family (Industrial) (Continued) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Typ Max Units Conditions PIC18F87K22 Family (Industrial) Param No. Device Real-Time Clock/ Calendar with SOSC D025 (IRTCC) All devices 0.7 0.7 1.1 1.1 2.7 2.8 2.8 2.9 A A A A -40C +25C +60C +85C VDD = 1.8V(4) Regulator Disabled Note 1: 2: 3: 4: 5: 1.20 2.9 A -40C 32.768 kHz, 1.10 2.8 A +25C VDD = 3.3V(4) SOSCRUN = 1 Regulator Disabled 2 4.6 A +60C 2 4.8 A +85C 1.5 4.4 A -40C All devices A +25C 1.5 4.4 VDD = 5V(5) Regulator Enabled 1.7 4.7 A +60C 1.7 4.7 A +85C The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.). The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified. Standard, low-cost 32 kHz crystals have an operating temperature range of -10C to +70C. Extended temperature crystals are available at a much higher cost. Voltage regulator disabled (ENVREG = 0, tied to VSS, RETEN (CONFIG1L<0>) = 1). Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0). All devices DS39960B-page 494 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 31.3 DC Characteristics: PIC18F87K22 Family (Industrial) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Characteristic Input Low Voltage Min Max Units Conditions DC CHARACTERISTICS Param Symbol No. VIL D030 D031 All I/O Ports: with TTL Buffer with Schmitt Trigger Buffer RC3, RC4 RD5, RD6 D032 D033 D033A D034 VIH D040 D041 MCLR OSC1 OSC1 SOSCI Input High Voltage VSS -- VSS VSS VSS VSS VSS VSS 0.15 VDD 0.8 0.2 VDD 1.5 0.2 VDD 0.2 VDD 0.2 VDD 0.3 VDD V V V V V V V V VDD < 4.5V 1.8V VDD 5.5V VDD < 4.5 4.5V VDD 5.5V LP, XT, HS modes EC modes I/O Ports with Analog Functions: with TTL Buffer with Schmitt Trigger Buffer RC3, RC4 RD5, RD6 Digital Only I/O Ports: with TTL Buffer with Schmitt Trigger Buffer D042 D043 D043A D044 IIL D060 D061 D063 IPU D070 IPURB MCLR OSC1 OSC1 SOSCI Input Leakage Current(1) 0.25 VDD 2.0 0.8 0.7 VDD 3V TBD TBD TBD 0.8 VDD 0.9 VDD 0.7 VDD 0.7 VDD 50 -- -- 50 VDD VDD VDD VDD 5.5 TBD TBD TBD TBD TBD TBD VDD 200 200 TBD 400 V V V V V VDD < 4.5V 4.5V VDD 5.5V VDD < 4.5V VDD < 4.5V 4.5V VDD 5.5V VDD < 3.3V 3.3V VDD 3.6V V V V V V V V nA nA A A RC mode HS mode I/O Ports MCLR OSC1 Weak Pull-up Current VSS VPIN VDD, Pin at high-impedance Vss VPIN VDD, +85C Vss VPIN VDD VDD = 3.3V, VPIN = VSS PORTB Weak Pull-up Current Legend: TBD = To Be Determined Note 1: Negative current is defined as current sourced by the pin. 2010 Microchip Technology Inc. Preliminary DS39960B-page 495 PIC18F87K22 FAMILY 31.3 DC Characteristics: PIC18F87K22 Family (Industrial) (Continued) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Characteristic Output Low Voltage Min Max Units Conditions DC CHARACTERISTICS Param Symbol No. VOL D080 I/O Ports: PORTA, PORTF, PORTG, PORTH PORTB, PORTC, PORTD, PORTE, PORTJ -- -- -- 0.6 0.6 0.6 V V V IOL = 2 mA, VDD = 3.3V, -40C to +85C IOL = 3.4 mA, VDD = 3.3V, -40C to +85C IOL = 1.6 mA, VDD = 3.3V, -40C to +85C D083 VOH D090 OSC2/CLKO (EC modes) Output High Voltage(1) I/O Ports: PORTA, PORTF, PORTG, PORTH PORTB, PORTC, PORTD, PORTE, PORTJ VDD - 0.7 VDD - 0.7 VDD - 0.7 -- -- -- V V V V IOH = -2 mA, VDD = 3.3V, -40C to +85C IOH = -2 mA, VDD = 3.3V, -40C to +85C IOH = -1 mA, VDD = 3.3V, -40C to +85C D092 OSC2/CLKO (INTOSC, EC modes) Capacitive Loading Specs on Output Pins D100(4) COSC2 OSC2 Pin -- 20 pF In HS mode when external clock is used to drive OSC1 To meet the AC Timing Specifications I2CTM Specification D101 D102 CIO CB All I/O Pins and OSC2 SCLx, SDAx -- -- 50 400 pF pF Legend: TBD = To Be Determined Note 1: Negative current is defined as current sourced by the pin. 31.4 DC Characteristics: CTMU Current Source Specifications Standard Operating Conditions: 1.8V to 3.6V (unless otherwise stated) Operating temperature -40C TA +85C for Industrial Min Typ(1) Max Units Conditions DC CHARACTERISTICS Param Sym No. Characteristic IOUT1 CTMU Current Source, Base Range IOUT2 CTMU Current Source, 10x Range IOUT3 CTMU Current Source, 100x Range Note 1: -- -- -- 550 5.5 55 -- -- -- nA A A CTMUICON<1:0> = 01 CTMUICON<1:0> = 10 CTMUICON<1:0> = 11 Nominal value at center point of current trim range (CTMUICON<7:2> = 000000). DS39960B-page 496 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY TABLE 31-1: MEMORY PROGRAMMING REQUIREMENTS Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Characteristic Internal Program Memory Programming Specifications(1) D110 D113 VPP IDDP Voltage on MCLR/VPP/RE5 pin Supply Current during Programming Data EEPROM Memory D120 D121 D122 D123 D124 ED VDRW TDEW Byte Endurance VDD for Read/Write Erase/Write Cycle Time 100K 1.8 -- 40 1M 1000K -- 4 -- 10M -- 3.6 -- -- -- E/W V ms Year Provided no other specifications are violated E/W -40C to +85C VDD + 1.5 -- -- -- 10 10 V mA (Note 2) -40C to +85C Using EECON to read/write (Note 3, Note 4) DC CHARACTERISTICS Param No. Sym Min Typ Max Units Conditions TRETD Characteristic Retention TREF Number of Total Erase/Write Cycles before Refresh(2) Program Flash Memory D130 D131 EP VPR Cell Endurance VDD for Read Voltage for Self-Timed Erase or Write Operations VDD Self-Timed Write Cycle Time 10K 1.8 1.8 -- -- -- -- 5.5 3.3 E/W -40C to +85C V V ENVREG tied to VDD ENVREG tied to VSS D132B VPEW 1.8 -- 40 -- -- -- 2 -- -- -- 5.5 -- -- 10 1 V ms ENVREG tied to VDD D133A TIW D134 D135 D140 TRETD Characteristic Retention IDDP TWE Supply Current during Programming Writes per Erase Cycle Year Provided no other specifications are violated mA For each physical address Data in "Typ" column is at 3.3V, 25C unless otherwise stated. These parameters are for design guidance only and are not tested. Note 1: These specifications are for programming the on-chip program memory through the use of table write instructions. 2: Refer to Section 9.8 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance. 3: Required only if Single-Supply Programming is disabled. 4: The MPLAB ICD2 does not support variable VPP output. Circuitry to limit the ICD2 VPP voltage must be placed between the ICD2 and target system when programming or debugging with the ICD2. 2010 Microchip Technology Inc. Preliminary DS39960B-page 497 PIC18F87K22 FAMILY TABLE 31-2: Param No. COMPARATOR SPECIFICATIONS Operating Conditions: 1.8V VDD 5V, -40C TA +85C (unless otherwise stated) Sym Characteristics Min Typ Max Units Comments D300 D301 D302 D303 D304 Note 1: VIOFF VICM CMRR TRESP TMC2OV Input Offset Voltage Input Common Mode Voltage Common Mode Rejection Ratio Response Time(1) Comparator Mode Change to Output Valid* -- -- 55 -- -- 5.0 -- -- 150 -- 40 AVDD - 1.5 -- 400 10 mV V dB ns s Response time measured with one comparator input at (AVDD - 1.5)/2, while the other input transitions from VSS to VDD. TABLE 31-3: Param No. VOLTAGE REFERENCE SPECIFICATIONS Operating Conditions: 1.8V VDD 5V, -40C TA +85C (unless otherwise stated) Sym Characteristics Min Typ Max Units Comments D310 D311 D312 D313 Note 1: VRES VRAA VRUR TSET Resolution Absolute Accuracy Unit Resistor Value (R) Settling Time(1) VDD/24 -- -- -- -- -- 2k -- VDD/32 1/2 -- 10 LSb LSb s Settling time measured while CVRR = 1 and CVR<3:0> transitions from `0000' to `1111'. TABLE 31-4: Param No. INTERNAL VOLTAGE REGULATOR SPECIFICATIONS Operating Conditions: -40C TA +85C (unless otherwise stated) Sym Characteristics Min Typ Max Units Comments VRGOUT Regulator Output Voltage CEFC External Filter Capacitor Value -- 4.7 3.3 10 -- -- V F Capacitor must be low-ESR, a low series resistance (< 5) DS39960B-page 498 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 31.5 31.5.1 AC (Timing) Characteristics TIMING PARAMETER SYMBOLOGY The timing parameter symbols have been created following one of the following formats: 1. TppS2ppS 2. TppS T F Frequency Lowercase letters (pp) and their meanings: pp cc CCP1 ck CLKO cs CS di SDI do SDO dt Data in io I/O port mc MCLR Uppercase letters and their meanings: S F Fall H High I Invalid (High-impedance) L Low I2C only AA output access BUF Bus free TCC:ST (I2C specifications only) CC HD Hold ST DAT DATA input hold STA Start condition 3. TCC:ST 4. Ts T (I2C specifications only) (I2C specifications only) Time osc rd rw sc ss t0 t1 wr OSC1 RD RD or WR SCK SS T0CKI T1CKI WR P R V Z High Low Period Rise Valid High-impedance High Low SU STO Setup Stop condition 2010 Microchip Technology Inc. Preliminary DS39960B-page 499 PIC18F87K22 FAMILY 31.5.2 TIMING CONDITIONS The temperature and voltages specified in Table 31-5 apply to all timing specifications unless otherwise noted. Figure 31-3 specifies the load conditions for the timing specifications. TABLE 31-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Operating voltage VDD range as described in Section 31.1 and Section 31.3. AC CHARACTERISTICS FIGURE 31-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS Load Condition 1 VDD/2 RL Load Condition 2 Pin VSS CL Pin VSS CL RL = 464 CL = 50 pF CL = 15 pF for all pins except OSC2/CLKO/RA6 and including D and E outputs as ports for OSC2/CLKO/RA6 DS39960B-page 500 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 31.5.3 TIMING DIAGRAMS AND SPECIFICATIONS EXTERNAL CLOCK TIMING Q4 Q1 Q2 Q3 Q4 Q1 FIGURE 31-4: OSC1 1 2 3 3 4 4 CLKO TABLE 31-6: Param. No. EXTERNAL CLOCK TIMING REQUIREMENTS Characteristic Min Max Units Conditions Symbol 1A FOSC External CLKIN Frequency(1) Oscillator Frequency(1) DC DC 0.1 4 4 5 64 4 4 16 16 33 -- -- 10,000 250 250 200 -- -- -- -- 20 50 7.5 MHz MHz MHz MHz MHz kHz ns ns ns ns ns s EC, ECIO Oscillator mode RC Oscillator mode XT Oscillator mode HS Oscillator mode HS + PLL Oscillator mode LP Oscillator mode EC, ECIO Oscillator mode RC Oscillator mode XT Oscillator mode HS Oscillator mode HS + PLL Oscillator mode LP Oscillator mode TCY = 4/FOSC XT Oscillator mode LP Oscillator mode HS Oscillator mode XT Oscillator mode LP Oscillator mode HS Oscillator mode 1 TOSC External CLKIN Period(1) Oscillator Period(1) 15.6 250 250 40 62.5 5 2 3 TCY TOSL, TOSH TOSR, TOSF Instruction Cycle Time(1) 62.5 30 2.5 10 -- -- -- ns ns s External Clock in (OSC1) High or Low Time External Clock in (OSC1) Rise or Fall Time ns ns ns ns 4 Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices. 2010 Microchip Technology Inc. Preliminary DS39960B-page 501 PIC18F87K22 FAMILY TABLE 31-7: Param No. Sym PLL CLOCK TIMING SPECIFICATIONS (VDD = 1.8V TO 5.5V) Characteristic Min Typ Max Units Conditions F10 FOSC Oscillator Frequency Range 4 4 -- -- -- -- -- -- 5 16 20 64 2 +2 MHz VDD = 1.8-.5V MHz VDD = 3.0-.5V, -40C to +85C MHz VDD = 1.8-.5V MHz VDD = 3.0-.5V, -40C to +85C ms % F11 FSYS On-Chip VCO System Frequency 16 16 F12 F13 trc CLK PLL Start-up Time (Lock Time) CLKOUT Stability (Jitter) -- -2 Data in "Typ" column is at 3V, 25C unless otherwise stated. These parameters are for design guidance only and are not tested. TABLE 31-8: INTERNAL RC ACCURACY (INTOSC) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C Min Typ Max Units Conditions PIC18F87K22 Family Param No. OA1 HFINTOSC/MFINTOSC Accuracy @ Freq = 16 MHz, 8 MHz, 4 MHz, 2 MHz, 1 MHz, 500 kHz, 250 kHz(1) -2 -5 -5 OA2 LFINTOSC Accuracy @ Freq = 31 kHz -- -- -- -- 2 5 +5 15 % % % % +25C VDD = 3-.5V -40C to +85C VDD = 3-.5V -40C to +85C VDD = 1.8-.5V -40C to +85C VDD = 1.8-.5V -15 Note 1: Frequency calibrated at 25C. OSCTUNE register can be used to compensate for temperature drift. DS39960B-page 502 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 31-5: CLKO AND I/O TIMING Q4 OSC1 10 CLKO 13 14 19 18 12 16 11 Q1 Q2 Q3 I/O pin (Input) 17 I/O pin (Output) Old Value 20, 21 Note: 15 New Value Refer to Figure 31-3 for load conditions. TABLE 31-9: Param No. CLKO AND I/O TIMING REQUIREMENTS Characteristic Min Typ Max Units Conditions Symbol 10 11 12 13 14 15 16 17 18 19 20 21 22 23 TOSH2CKL OSC1 to CLKO TOSH2CKH OSC1 to CLKO TCKR TCKF CLKO Rise Time CLKO Fall Time -- -- -- -- -- 0.25 TCY + 25 0 -- 100 0 -- -- 20 TCY 75 75 15 15 -- -- -- 50 -- -- 10 10 -- -- 200 200 30 30 0.5 TCY + 20 -- -- 150 -- -- 25 25 -- -- ns ns ns ns ns ns ns ns ns ns ns ns ns ns (Note 1) (Note 1) (Note 1) (Note 1) TCKL2IOV CLKO to Port Out Valid TIOV2CKH Port In Valid before CLKO TCKH2IOI TOSH2IOI Port In Hold after CLKO OSC1 (Q2 cycle) to Port Input Invalid (I/O in hold time) TOSH2IOV OSC1 (Q1 cycle) to Port Out Valid TIOV2OSH Port Input Valid to OSC1 (I/O in setup time) TIOR TIOF TINP TRBP Port Output Rise Time Port Output Fall Time INTx pin High or Low Time RB<7:4> Change INTx High or Low Time These parameters are asynchronous events not related to any internal clock edges. Note 1: Measurements are taken in EC mode, where CLKO output is 4 x TOSC. 2010 Microchip Technology Inc. Preliminary DS39960B-page 503 PIC18F87K22 FAMILY FIGURE 31-6: PROGRAM MEMORY FETCH TIMING DIAGRAM (8-BIT) Q1 OSC1 A<19:8> Address Address Q2 Q3 Q4 Q1 Q2 167 150 151 AD<7:0> Address 166 161 Data Data Address 153 155 BA0 ALE 168 CE OE 170A 162A 154 162 163 170 Note: Fmax = 25 MHz in 8-Bit External Memory mode. TABLE 31-7: Param No PROGRAM MEMORY FETCH TIMING REQUIREMENTS (8-BIT) Characteristics Min Typ Max Units Symbol 150 151 153 154 155 161 162 162A 163 166 167 168 170 170A TadV2aIL TaIL2adl BA01 BA02 TaIL2oeL Address Out Valid to ALE (address setup time) ALE to Address Out Invalid (address hold time) BA0 to Most Significant Data Valid BA0 to Least Significant Data Valid ALE to OE 0.25 TCY - 10 5 0.125 TCY 0.125 TCY 0.125 TCY 0.125 TCY - 5 20 0.25 TCY + 20 0 -- 0.5 TCY - 10 -- 0.25 TCY 0.5 TCY -- -- -- -- -- -- -- -- -- TCY -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 0.125 TCY + 5 -- -- ns ns ns ns ns ns ns ns ns ns ns ns ns ns ToeH2adD OE to A/D Driven TadV2oeH Least Significant Data Valid Before OE (data setup time TadV2oeH Most Significant Data Valid Before OE (data setup time) ToeH2adI TaIH2aIH TACC Toe OE to Data in Invalid (data Hold Time) ALE to ALE (cycle time) Address Valid to Data Valid OE to Data Valid TubH2oeH BA0 = 0 Valid Before OE TubL2oeH BA0 = 1 Valid Before OE DS39960B-page 504 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 31-8: PROGRAM MEMORY READ TIMING DIAGRAM Q1 OSC1 A<19:16> BA0 AD<15:0> Address Address Data from External Address Address Q2 Q3 Q4 Q1 Q2 150 151 160 155 166 167 168 163 162 161 ALE 164 171 169 CE 171A OE 165 Operating Conditions: 2.0V < VCC < 3.6V, -40C < TA < +125C unless otherwise stated. TABLE 31-10: CLKO AND I/O TIMING REQUIREMENTS Param. No Symbol Characteristics Min Typ Max Units 150 151 155 160 161 162 163 164 165 166 167 168 169 171 171A TadV2alL TalL2adl TalL2oeL TadZ2oeL Address Out Valid to ALE (address setup time) ALE to Address Out Invalid (address hold time) ALE to OE AD High-Z to OE (bus release to OE) 0.25 TCY - 10 5 10 0 0.125 TCY - 5 20 0 -- 0.5 TCY - 5 -- 0.75 TCY - 25 0.625 TCY - 10 0.25 TCY - 20 -- -- -- 0.125 TCY -- -- -- -- 0.25 TCY 0.5 TCY TCY -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 0.5 TCY - 25 0.625 TCY + 10 -- 10 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ToeH2adD OE to AD Driven TadV2oeH LS Data Valid before OE (data setup time) ToeH2adl TalH2alL TalH2alH Tacc Toe TalL2oeH TalH2csL OE to Data In Invalid (data hold time) ALE Pulse Width ALE to ALE (cycle time) Address Valid to Data Valid OE to Data Valid ALE to OE Chip Enable Active to ALE ToeL2oeH OE Pulse Width TubL2oeH AD Valid to Chip Enable Active 2010 Microchip Technology Inc. Preliminary DS39960B-page 505 PIC18F87K22 FAMILY FIGURE 31-9: PROGRAM MEMORY WRITE TIMING DIAGRAM Q1 OSC1 A<19:16> BA0 Address Address Q2 Q3 Q4 Q1 Q2 166 AD<15:0> Address Data Address 150 151 ALE 171 CE 171A 153 156 154 WRH or WRL UB or LB 157 157A Operating Conditions: 2.0V < VCC < 3.6V, -40C < TA < +125C unless otherwise stated. TABLE 31-11: PROGRAM MEMORY WRITE TIMING REQUIREMENTS Param. No Symbol Characteristics Min Typ Max Units 150 151 153 154 156 157 157A 166 171 171A TadV2alL TalL2adl TwrH2adl TwrL Address Out Valid to ALE (address setup time) ALE to Address Out Invalid (address hold time) WRn to Data Out Invalid (data hold time) WRn Pulse Width 0.25 TCY - 10 5 5 0.5 TCY - 5 0.5 TCY - 10 0.25 TCY 0.125 TCY - 5 -- 0.25 TCY - 20 -- -- -- -- 0.5 TCY -- -- -- TCY -- -- -- -- -- -- -- -- -- -- -- 10 ns ns ns ns ns ns ns ns ns ns TadV2wrH Data Valid before WRn (data setup time) TbsV2wrL Byte Select Valid before WRn (byte select setup time) TwrH2bsI TalH2alH TalH2csL WRn to Byte Select Invalid (byte select hold time) ALE to ALE (cycle time) Chip Enable Active to ALE TubL2oeH AD Valid to Chip Enable Active DS39960B-page 506 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 31-10: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING VDD MCLR Internal POR PWRT Time-out Oscillator Time-out Internal Reset Watchdog Timer Reset 34 I/O pins Note: 30 33 32 31 34 Refer to Figure 31-3 for load conditions. FIGURE 31-11: VDD BROWN-OUT RESET TIMING BVDD 35 VBGAP = 1.2V VIRVST Enable Internal Reference Voltage Internal Reference Voltage Stable 36 TABLE 31-12: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS Param. Symbol No. Characteristic Min Typ Max Units s ms Conditions 30 31 32 33 34 TmcL TWDT TOST TPWRT TIOZ MCLR Pulse Width (low) Watchdog Timer Time-out Period (no postscaler) Oscillation Start-up Timer Period Power-up Timer Period 2 -- -- 4.00 -- -- 1024 TOSC -- 1024 TOSC -- 65.5 TBD -- 200 -- 200 5 -- 2 -- 25 -- -- 1 -- -- TBD -- 10 -- -- ms s s s s s ms TOSC = OSC1 period I/O High-Impedance from MCLR Low or Watchdog Timer Reset Brown-out Reset Pulse Width 35 TBOR 36 TIVRST Time for Internal Reference Voltage to become Stable 37 THLVD High/Low-Voltage Detect Pulse Width 38 TCSD CPU Start-up Time 39 TIOBST Time for INTOSC to Stabilize Legend: TBD = To Be Determined VDD BVDD (see D005) VDD VHLVD 2010 Microchip Technology Inc. Preliminary DS39960B-page 507 PIC18F87K22 FAMILY FIGURE 31-12: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS VDD VHLVD For VDIRMAG = 1: (HLVDIF set by hardware) (HLVDIF can be cleared in software) VHLVD For VDIRMAG = 0: VDD HLVDIF TABLE 31-13: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Param Sym No. Characteristic Min Typ Max Units Conditions D420 HLVD Voltage on VDD HLVDL<3:0> = 0000 Transition High-to-Low HLVDL<3:0> = 0001 HLVDL<3:0> = 0010 HLVDL<3:0> = 0011 HLVDL<3:0> = 0100 HLVDL<3:0> = 0101 HLVDL<3:0> = 0110 HLVDL<3:0> = 0111 HLVDL<3:0> = 1000 HLVDL<3:0> = 1001 HLVDL<3:0> = 1010 HLVDL<3:0> = 1011 HLVDL<3:0> = 1100 HLVDL<3:0> = 1101 HLVDL<3:0> = 1110 2.06 2.12 2.24 2.32 2.47 2.65 2.74 2.96 3.22 3.37 3.52 3.70 3.90 4.11 4.36 2.17 2.23 2.36 2.44 2.60 2.79 2.89 3.12 3.39 3.55 3.71 3.90 4.11 4.33 4.59 2.28 2.34 2.48 2.56 2.73 2.93 3.04 3.28 3.56 3.73 3.90 4.10 4.32 4.55 4.82 V V V V V V V V V V V V V V V DS39960B-page 508 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 31-13: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS T0CKI 40 42 T1CKI 41 45 47 TMR0 or TMR1 Note: 46 48 Refer to Figure 31-3 for load conditions. TABLE 31-14: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS Param No. Symbol Characteristic Min Max Units Conditions 40 41 42 TT0H TT0L TT0P T0CKI High Pulse Width T0CKI Low Pulse Width T0CKI Period No prescaler With prescaler No prescaler With prescaler No prescaler With prescaler 0.5 TCY + 20 10 0.5 TCY + 20 10 TCY + 10 Greater of: 20 ns or (TCY + 40)/N 0.5 TCY + 20 10 30 0.5 TCY + 5 10 30 Greater of: 20 ns or (TCY + 40)/N 60 DC 2 TOSC -- -- -- -- -- -- ns ns ns ns ns ns N = prescale value (1, 2, 4,..., 256) 45 TT1H T1CKI High Time T1CKI Low Time T1CKI Input Period Synchronous, no prescaler Synchronous, with prescaler Asynchronous Synchronous, no prescaler Synchronous, with prescaler Asynchronous Synchronous -- -- -- -- -- -- -- ns ns ns ns ns ns ns N = prescale value (1, 2, 4, 8) 46 TT1L 47 TT1P Asynchronous FT1 48 T1CKI Oscillator Input Frequency Range TCKE2TMRI Delay from External T1CKI Clock Edge to Timer Increment -- 50 7 TOSC ns kHz -- 2010 Microchip Technology Inc. Preliminary DS39960B-page 509 PIC18F87K22 FAMILY FIGURE 31-14: CAPTURE/COMPARE/PWM TIMINGS (ECCP1, ECCP2 MODULES) CCPx (Capture Mode) 50 52 51 CCPx (Compare or PWM Mode) 53 Note: 54 Refer to Figure 31-3 for load conditions. TABLE 31-15: CAPTURE/COMPARE/PWM REQUIREMENTS (ECCP1, ECCP2 MODULES) Param Symbol No. Characteristic Min Max Units Conditions 50 51 52 53 54 TCCL TCCH TCCP TCCR TCCF CCPx Input Low No prescaler Time With prescaler CCPx Input High Time No prescaler With prescaler 0.5 TCY + 20 10 0.5 TCY + 20 10 3 TCY + 40 N -- -- -- -- -- -- -- 25 25 ns ns ns ns ns ns ns N = prescale value (1, 4 or 16) CCPx Input Period CCPx Output Fall Time CCPx Output Fall Time DS39960B-page 510 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 31-15: SCKx (CKPx = 0) 78 SCKx (CKPx = 1) 79 MSb 75, 76 SDIx MSb In 74 73 Note: EXAMPLE SPI MASTER MODE TIMING (CKE = 0) 79 80 SDOx 78 LSb bit 6 - - - - - - 1 bit 6 - - - - 1 LSb In Refer to Figure 31-3 for load conditions. TABLE 31-16: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0) Param No. Symbol Characteristic Min Max Units Conditions 73 73A 74 75 76 78 79 80 TDIV2SCH, TDIV2SCL TB2B TSCH2DIL, TSCL2DIL TDOR TDOF TSCR TSCF Setup Time of SDIx Data Input to SCKx Edge Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2 Hold Time of SDIx Data Input to SCKx Edge SDOx Data Output Rise Time SDOx Data Output Fall Time SCKx Output Rise Time (Master mode) SCKx Output Fall Time (Master mode) 20 1.5 TCY + 40 40 -- -- -- -- -- -- -- -- 25 25 25 25 50 ns ns ns ns ns ns ns ns TSCH2DOV, SDOx Data Output Valid after SCKx Edge TSCL2DOV 2010 Microchip Technology Inc. Preliminary DS39960B-page 511 PIC18F87K22 FAMILY FIGURE 31-16: SCKx (CKPx = 0) 79 EXAMPLE SPI MASTER MODE TIMING (CKE = 1) 81 73 SCKx (CKPx = 1) 80 78 SDOx MSb 75, 76 bit 6 - - - - - - 1 LSb SDIx MSb In 74 bit 6 - - - - 1 LSb In Note: Refer to Figure 31-3 for load conditions. TABLE 31-17: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1) Param. No. Symbol Characteristic Min Max Units Conditions 73 73A 74 75 76 78 79 80 81 TDIV2SCH, TDIV2SCL TB2B TSCH2DIL, TSCL2DIL TDOR TDOF TSCR TSCF Setup Time of SDIx Data Input to SCKx Edge Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2 Hold Time of SDIx Data Input to SCKx Edge SDOx Data Output Rise Time SDOx Data Output Fall Time SCKx Output Rise Time (Master mode) SCKx Output Fall Time (Master mode) 20 1.5 TCY + 40 40 -- -- -- -- -- TCY -- -- -- 25 25 25 25 50 -- ns ns ns ns ns ns ns ns ns TSCH2DOV, SDOx Data Output Valid after SCKx Edge TSCL2DOV TDOV2SCH, SDOx Data Output Setup to SCKx Edge TDOV2SCL DS39960B-page 512 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 31-17: SSx 70 SCKx (CKPx = 0) 71 72 78 79 83 EXAMPLE SPI SLAVE MODE TIMING (CKE = 0) SCKx (CKP = 1) 80 SDOx MSb 75, 76 SDIx MSb In 74 73 Note: 79 bit 6 - - - - - - 1 78 LSb 77 bit 6 - - - - 1 LSb In Refer to Figure 31-3 for load conditions. TABLE 31-18: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0) Param No. Symbol Characteristic Min Max Units Conditions 70 70A 71 71A 72 72A 73 73A 74 75 76 77 78 79 80 83 Note 1: 2: TSSL2SCH, SSx to SCKx or SCKx Input TSSL2SCL TSSL2WB SSx to write to SSPBUF TSCH TSCL SCKx Input High Time (Slave mode) SCKx Input Low Time (Slave mode) Continuous Single Byte Continuous Single Byte 3 TCY 3 TCY 1.25 TCY + 30 40 1.25 TCY + 30 40 20 -- -- -- -- -- -- -- -- -- 25 25 50 25 25 50 -- ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns (Note 2) (Note 1) (Note 1) TDIV2SCH, Setup Time of SDIx Data Input to SCKx Edge TDIV2SCL TB2B TSCH2DIL, Hold Time of SDIx Data Input to SCKx Edge TSCL2DIL TDOR TDOF TSCR TSCF SDOx Data Output Rise Time SDOx Data Output Fall Time SCKx Output Rise Time (Master mode) SCKx Output Fall Time (Master mode) Last Clock Edge of Byte 1 to the First Clock Edge of Byte 2 1.5 TCY + 40 40 -- -- 10 -- -- -- 1.5 TCY + 40 TSSH2DOZ SSx to SDOx Output High-impedance TSCH2DOV, SDOx Data Output Valid after SCKx Edge TSCL2DOV TSCH2SSH, SSx after SCKx Edge TSCL2SSH Requires the use of Parameter #73A. Only if Parameter #71A and #72A are used. 2010 Microchip Technology Inc. Preliminary DS39960B-page 513 PIC18F87K22 FAMILY FIGURE 31-18: SSx 70 83 71 72 EXAMPLE SPI SLAVE MODE TIMING (CKE = 1) 82 SCKx (CKPx = 0) SCKx (CKPx = 1) 80 MSb 75, 76 SDIx MSb In 74 Note: SDOx bit 6 - - - - - - 1 LSb 77 bit 6 - - - - 1 LSb In Refer to Figure 31-3 for load conditions. TABLE 31-19: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1) Param No. Symbol Characteristic Min Max Units Conditions 70 70A 71 71A 72 72A 73A 74 75 76 77 78 79 80 82 83 TSSL2SCH, SSx to SCKx or SCKx Input TSSL2SCL TSSL2WB TSCH TSCL TB2B SSx to write to SSPBUF SCKx Input High Time (Slave mode) SCKx Input Low Time (Slave mode) Continuous Single Byte Continuous Single Byte 3 TCY 3 TCY 1.25 TCY + 30 40 1.25 TCY + 30 40 40 -- -- 10 -- -- -- -- 1.5 TCY + 40 -- -- -- -- -- -- -- -- 25 25 50 25 25 50 50 -- ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns (Note 1) (Note 2) (Note 1) Last Clock Edge of Byte 1 to the First Clock Edge of Byte 2 1.5 TCY + 40 TSCH2DIL, Hold Time of SDIx Data Input to SCKx Edge TSCL2DIL TDOR TDOF TSCR TSCF SDOx Data Output Rise Time SDOx Data Output Fall Time SCKx Output Rise Time (Master mode) SCKx Output Fall Time (Master mode) TSSH2DOZ SSx to SDOx Output High-Impedance TSCH2DOV, SDOx Data Output Valid after SCKx Edge TSCL2DOV TSSL2DOV SDOx Data Output Valid after SSx Edge TSCH2SSH, SSx after SCKx Edge TSCL2SSH Requires the use of Parameter #73A. Only if Parameter #71A and #72A are used. Note 1: 2: DS39960B-page 514 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 31-19: I2CTM BUS START/STOP BITS TIMING SCLx 91 90 92 93 SDAx Start Condition Note: Stop Condition Refer to Figure 31-3 for load conditions. TABLE 31-20: I2CTM BUS START/STOP BITS REQUIREMENTS (SLAVE MODE) Param. Symbol No. Characteristic Min Max Units Conditions 90 91 92 93 TSU:STA THD:STA TSU:STO Start Condition Setup Time Start Condition Hold Time Stop Condition Setup Time 100 kHz mode 400 kHz mode 100 kHz mode 400 kHz mode 100 kHz mode 400 kHz mode 100 kHz mode 400 kHz mode 4700 600 4000 600 4700 600 4000 600 -- -- -- -- -- -- -- -- ns ns ns ns Only relevant for Repeated Start condition After this period, the first clock pulse is generated THD:STO Stop Condition Hold Time 2010 Microchip Technology Inc. Preliminary DS39960B-page 515 PIC18F87K22 FAMILY FIGURE 31-20: I2CTM BUS DATA TIMING 103 100 101 90 91 106 107 92 102 SCLx SDAx In 109 109 110 SDAx Out Note: Refer to Figure 31-3 for load conditions. TABLE 31-21: I2CTM BUS DATA REQUIREMENTS (SLAVE MODE) Param. No. Symbol Characteristic Min Max Units s s s s Conditions 100 THIGH Clock High Time 100 kHz mode 400 kHz mode MSSP module 4.0 0.6 1.5 TCY 4.7 1.3 1.5 TCY -- 20 + 0.1 CB -- 20 + 0.1 CB 4.7 0.6 4.0 0.6 0 0 250 100 4.7 0.6 -- -- 4.7 1.3 -- -- -- -- -- -- -- 1000 300 300 300 -- -- -- -- -- 0.9 -- -- -- -- 3500 -- -- -- 400 101 TLOW Clock Low Time 100 kHz mode 400 kHz mode MSSP module 102 TR SDAx and SCLx Rise Time 100 kHz mode 400 kHz mode ns ns ns ns s s s s CB is specified to be from 10 to 400 pF CB is specified to be from 10 to 400 pF Only relevant for Repeated Start condition After this period, the first clock pulse is generated 103 TF SDAx and SCLx Fall Time 100 kHz mode 400 kHz mode 90 91 106 107 92 109 110 D102 Note 1: 2: TSU:STA THD:STA THD:DAT TSU:DAT TSU:STO TAA TBUF CB Start Condition Setup Time 100 kHz mode 400 kHz mode Start Condition Hold Time Data Input Hold Time Data Input Setup Time 100 kHz mode 400 kHz mode 100 kHz mode 400 kHz mode 100 kHz mode 400 kHz mode Stop Condition Setup Time 100 kHz mode 400 kHz mode Output Valid from Clock Bus Free Time Bus Capacitive Loading 100 kHz mode 400 kHz mode 100 kHz mode 400 kHz mode ns s ns ns s s (Note 2) ns ns s s (Note 1) Time the bus must be free before a new transmission can start pF As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions. A Fast mode I2CTM bus device can be used in a Standard mode I2C bus system, but the requirement, TSU:DAT 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I2C bus specification), before the SCLx line is released. DS39960B-page 516 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 31-21: MSSP I2CTM BUS START/STOP BITS TIMING WAVEFORMS SCLx 91 90 92 93 SDAx Start Condition Note: Stop Condition Refer to Figure 31-3 for load conditions. TABLE 31-22: MSSP I2CTM BUS START/STOP BITS REQUIREMENTS Param. Symbol No. Characteristic Min Max Units Conditions 90 TSU:STA Start Condition Setup Time 100 kHz mode 400 kHz mode 1 MHz mode(1) 100 kHz mode 400 kHz mode 1 MHz mode(1) 100 kHz mode 400 kHz mode 1 MHz mode(1) 100 kHz mode 400 kHz mode 1 MHz mode(1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) -- -- -- -- -- -- -- -- -- -- -- -- ns Only relevant for Repeated Start condition After this period, the first clock pulse is generated 91 THD:STA Start Condition Hold Time ns 92 TSU:STO Stop Condition Setup Time ns 93 THD:STO Stop Condition Hold Time ns Note 1: Maximum pin capacitance = 10 pF for all I2CTM pins. FIGURE 31-22: MSSP I2CTM BUS DATA TIMING 103 100 101 90 91 106 107 92 102 SCLx SDAx In 109 109 110 SDAx Out Note: Refer to Figure 31-3 for load conditions. 2010 Microchip Technology Inc. Preliminary DS39960B-page 517 PIC18F87K22 FAMILY TABLE 31-23: MSSP I2CTM BUS DATA REQUIREMENTS Param. Symbol No. Characteristic Min Max Units Conditions 100 THIGH Clock High Time 100 kHz mode 400 kHz mode 1 MHz mode(1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) -- 20 + 0.1 CB -- -- 20 + 0.1 CB -- 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 0 0 -- 250 100 -- 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) 2(TOSC)(BRG + 1) -- -- -- 4.7 1.3 -- -- -- -- -- -- -- -- 1000 300 300 300 300 100 -- -- -- -- -- -- -- 0.9 s -- -- -- -- -- -- ns ns ns ns ns ns -- -- -- -- -- -- -- s 101 TLOW Clock Low Time 100 kHz mode 400 kHz mode 1 MHz mode(1) 102 TR SDAx and SCLx Rise Time 100 kHz mode 400 kHz mode 1 MHz mode(1) CB is specified to be from 10 to 400 pF CB is specified to be from 10 to 400 pF Only relevant for Repeated Start condition After this period, the first clock pulse is generated 103 TF SDAx and 100 kHz mode SCLx Fall Time 400 kHz mode 1 MHz mode(1) Start Condition Setup Time 100 kHz mode 400 kHz mode 1 MHz mode(1) 100 kHz mode 400 kHz mode 1 MHz mode(1) 100 kHz mode 400 kHz mode 1 MHz mode(1) 100 kHz mode 400 kHz mode 1 MHz mode(1) 100 kHz mode 400 kHz mode 1 MHz mode(1) 100 kHz mode 400 kHz mode 1 MHz mode (1) 90 TSU:STA 91 THD:STA Start Condition Hold Time THD:DAT Data Input Hold Time TSU:DAT Data Input Setup Time 106 ns ns ns ns -- -- -- ns ns ns s s s (Note 2) 107 -- -- -- -- -- -- 3500 1000 -- -- -- -- 400 92 TSU:STO Stop Condition Setup Time TAA Output Valid from Clock Bus Free Time 109 110 TBUF 100 kHz mode 400 kHz mode 1 MHz mode(1) Time the bus must be free before a new transmission can start D102 Note 1: 2: CB Bus Capacitive Loading pF Maximum pin capacitance = 10 pF for all I2CTM pins. A Fast mode I2C bus device can be used in a Standard mode I2C bus system, but parameter #107 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCLx line is released. DS39960B-page 518 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 31-23: TXx/CKx pin RXx/DTx pin 120 Note: EUSART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING 121 121 122 Refer to Figure 31-3 for load conditions. TABLE 31-24: EUSART/AUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS Param No. Symbol Characteristic Min Max Units Conditions 120 121 122 TCKH2DTV SYNC XMIT (MASTER and SLAVE) Clock High to Data Out Valid TCKRF TDTRF Clock Out Rise Time and Fall Time (Master mode) Data Out Rise Time and Fall Time -- -- -- 40 20 20 ns ns ns FIGURE 31-24: TXx/CKx pin RXx/DTx pin EUSART/AUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING 125 126 Note: Refer to Figure 31-3 for load conditions. TABLE 31-25: EUSART/AUSART SYNCHRONOUS RECEIVE REQUIREMENTS Param. No. Symbol Characteristic Min Max Units Conditions 125 126 TDTV2CKL SYNC RCV (MASTER and SLAVE) Data Hold before CKx (DTx hold time) TCKL2DTL Data Hold after CKx (DTx hold time) 10 15 -- -- ns ns 2010 Microchip Technology Inc. Preliminary DS39960B-page 519 PIC18F87K22 FAMILY TABLE 31-26: A/D CONVERTER CHARACTERISTICS: PIC18F87K22 FAMILY (INDUSTRIAL) Param No. Sym Characteristic Min Typ Max Units Conditions VREF 3.0V A01 A03 A04 A06 A07 A10 A20 A21 A22 A25 A30 NR EIL EDL EOFF EGN -- Resolution Integral Linearity Error Differential Linearity Error Offset Error Gain Error Monotonicity -- -- -- -- -- -- -- -- -- -- <1 -- <1 -- <1 -- <1 -- Guaranteed(1) -- -- -- -- -- 12 2.0 2.0 +1.5/-1.0 +1.5/-1.0 5 3 1.25 2.00 VDD - VSS VSS + 3.0V VSS - 3.0V VREFH 2.5 bit LSB LSB LSB LSB LSB LSB LSB LSB -- V V V V k VDD = 3.0V (VREF 3.0V) VDD = 5.0V VDD = 3.0V (VREF 3.0V) VDD = 5.0V VDD = 3.0V (VREF 3.0V) VDD = 5.0V VDD = 3.0V (VREF 3.0V) VDD = 5.0V VSS VAIN VREF For 12-bit resolution For 12-bit resolution For 12-bit resolution VREF Reference Voltage Range (VREFH - VREFL) 3 VSS + 3.0V VSS - 0.3V VREFL -- VREFH Reference Voltage High VREFL Reference Voltage Low VAIN ZAIN Analog Input Voltage Recommended Impedance of Analog Voltage Source VREF Input Current(2) A50 IREF -- -- -- -- 5 150 A A During VAIN acquisition. During A/D conversion cycle. Note 1: 2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes. VREFH current is from the RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from the RA2/AN2/VREF-/CVREF pin or VSS, whichever is selected as the VREFL source. DS39960B-page 520 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY FIGURE 31-25: A/D CONVERSION TIMING BSF ADCON0, GO (Note 2) Q4 A/D CLK 132 131 130 A/D DATA 9 8 7 ... ... 2 1 0 ADRES ADIF GO OLD_DATA NEW_DATA TCY (Note 1) DONE SAMPLE Note 1: 2: SAMPLING STOPPED If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed. This is a minimal RC delay (typically 100 ns), which also disconnects the holding capacitor from the analog input. TABLE 31-27: A/D CONVERSION REQUIREMENTS Param Symbol No. Characteristic Min Max Units Conditions 130 TAD A/D Clock Period 0.8 1.4 -- -- 12.5(1) 25 (1) ms ms ms ms TAD ms s TOSC based, VREF 3.0V VDD = 3.0V; TOSC based, VREF full range A/D RC mode VDD = 3.0V; A/D RC mode 1 3 15 -- (Note 4) 131 132 135 TBD Note 1: 2: 3: 4: TCNV TACQ TSWC TDIS Conversion Time (not including acquisition time)(2) Acquisition Time(3) Switching Time from Convert Sample Discharge Time 14 1.4 -- 0.2 -40C to +85C -40C to +85C -- The time of the A/D clock period is dependent on the device frequency and the TAD clock divider. ADRES registers may be read on the following TCY cycle. The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to VSS or VSS to VDD). The source impedance (RS) on the input channels is 50. On the following cycle of the device clock. 2010 Microchip Technology Inc. Preliminary DS39960B-page 521 PIC18F87K22 FAMILY NOTES: DS39960B-page 522 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY 32.0 32.1 PACKAGING INFORMATION Package Marking Information 64-Lead TQFP Example XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX YYWWNNN 64-Lead QFN 18F67K22 -I/PT e3 0910017 Example XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX YYWWNNN 80-Lead TQFP 18F67K22 -I/MRe3 0910017 Example XXXXXXXXXXXX XXXXXXXXXXXX YYWWNNN PIC18F87K22 -I/PT e3 0910017 Legend: XX...X Y YY WW NNN e3 * Note: Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week `01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ( e3) can be found on the outer packaging for this package. In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. 2010 Microchip Technology Inc. Preliminary DS39960B-page 523 PIC18F87K22 FAMILY 32.2 Package Details The following sections give the technical details of the packages. /HDG 3ODVWLF 7KLQ 4XDG )ODWSDFN 37 1RWH [ [ PP %RG\ PP >74)3@ )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWS ZZZ PLFURFKLS FRP SDFNDJLQJ D D1 E e E1 N b NOTE 1 123 NOTE 2 A c A2 A1 L L1 8QLWV 'LPHQVLRQ /LPLWV 1XPEHU RI /HDGV /HDG 3LWFK 2YHUDOO +HLJKW 0ROGHG 3DFNDJH 7KLFNQHVV 6WDQGRII )RRW /HQJWK )RRWSULQW )RRW $QJOH 2YHUDOO :LGWK 2YHUDOO /HQJWK 0ROGHG 3DFNDJH :LGWK 0ROGHG 3DFNDJH /HQJWK /HDG 7KLFNQHVV /HDG :LGWK 0ROG 'UDIW $QJOH 7RS 0ROG 'UDIW $QJOH %RWWRP 1 H $ $ $ / / I ( ' ( ' F E D E 0,1 0,//,0(7(56 120 %6& 5() %6& %6& %6& %6& 0$; 1RWHV 3LQ YLVXDO LQGH[ IHDWXUH PD\ YDU\ EXW PXVW EH ORFDWHG ZLWKLQ WKH KDWFKHG DUHD &KDPIHUV DW FRUQHUV DUH RSWLRQDO VL]H PD\ YDU\ 'LPHQVLRQV ' DQG ( GR QRW LQFOXGH PROG IODVK RU SURWUXVLRQV 0ROG IODVK RU SURWUXVLRQV VKDOO QRW H[FHHG PP SHU VLGH 'LPHQVLRQLQJ DQG WROHUDQFLQJ SHU $60( < 0 %6& %DVLF 'LPHQVLRQ 7KHRUHWLFDOO\ H[DFW YDOXH VKRZQ ZLWKRXW WROHUDQFHV 5() 5HIHUHQFH 'LPHQVLRQ XVXDOO\ ZLWKRXW WROHUDQFH IRU LQIRUPDWLRQ SXUSRVHV RQO\ 0LFURFKLS 7HFKQRORJ\ 'UDZLQJ & % DS39960B-page 524 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY /HDG 3ODVWLF 7KLQ 4XDG )ODWSDFN 37 1RWH [ [ PP %RG\ PP >74)3@ )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWS ZZZ PLFURFKLS FRP SDFNDJLQJ 2010 Microchip Technology Inc. Preliminary DS39960B-page 525 PIC18F87K22 FAMILY Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging DS39960B-page 526 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging 2010 Microchip Technology Inc. Preliminary DS39960B-page 527 PIC18F87K22 FAMILY Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging DS39960B-page 528 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY /HDG 3ODVWLF 7KLQ 4XDG )ODWSDFN 37 1RWH [ [ PP %RG\ PP >74)3@ )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWS ZZZ PLFURFKLS FRP SDFNDJLQJ D D1 E e E1 b N 12 3 A c NOTE 1 NOTE 2 L A1 L1 A2 8QLWV 'LPHQVLRQ /LPLWV 1XPEHU RI /HDGV /HDG 3LWFK 2YHUDOO +HLJKW 0ROGHG 3DFNDJH 7KLFNQHVV 6WDQGRII )RRW /HQJWK )RRWSULQW )RRW $QJOH 2YHUDOO :LGWK 2YHUDOO /HQJWK 0ROGHG 3DFNDJH :LGWK 0ROGHG 3DFNDJH /HQJWK /HDG 7KLFNQHVV /HDG :LGWK 0ROG 'UDIW $QJOH 7RS 0ROG 'UDIW $QJOH %RWWRP 1 H $ $ $ / / I ( ' ( ' F E D E 0,1 0,//,0(7(56 120 %6& 5() %6& %6& %6& %6& 0$; 1RWHV 3LQ YLVXDO LQGH[ IHDWXUH PD\ YDU\ EXW PXVW EH ORFDWHG ZLWKLQ WKH KDWFKHG DUHD &KDPIHUV DW FRUQHUV DUH RSWLRQDO VL]H PD\ YDU\ 'LPHQVLRQV ' DQG ( GR QRW LQFOXGH PROG IODVK RU SURWUXVLRQV 0ROG IODVK RU SURWUXVLRQV VKDOO QRW H[FHHG 'LPHQVLRQLQJ DQG WROHUDQFLQJ SHU $60( < 0 %6& %DVLF 'LPHQVLRQ 7KHRUHWLFDOO\ H[DFW YDOXH VKRZQ ZLWKRXW WROHUDQFHV 5() 5HIHUHQFH 'LPHQVLRQ XVXDOO\ ZLWKRXW WROHUDQFH IRU LQIRUPDWLRQ SXUSRVHV RQO\ PP SHU VLGH 0LFURFKLS 7HFKQRORJ\ 'UDZLQJ & % 2010 Microchip Technology Inc. Preliminary DS39960B-page 529 PIC18F87K22 FAMILY /HDG 3ODVWLF 7KLQ 4XDG )ODWSDFN 37 1RWH [ [ PP %RG\ PP >74)3@ )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWS ZZZ PLFURFKLS FRP SDFNDJLQJ DS39960B-page 530 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY APPENDIX A: REVISION HISTORY APPENDIX B: Revision A (November 2009) Original data sheet for PIC18F87K22 family devices. MIGRATION FROM PIC18F87J11 AND PIC18F8722 TO PIC18F87K22 Revision B (May 2010) Minor edits to text throughout document. Replaced all TBDs with the correct value. Devices in the PIC18F87K22, PIC18F87J11 and PIC18F8722 families are similar in their functions and features. Code can be migrated from the other families to the PIC18F87K22 without many changes. The differences between the device families are listed in Table B-1. TABLE B-1: NOTABLE DIFFERENCES BETWEEN PIC18F87K22, PIC18F87J11 AND PIC18F8722 FAMILIES PIC18F87K22 Family 18F87J11 Family PIC18F8722 Family Characteristic Max Operating frequency Max Program Memory Data Memory Program Memory Endurance Single Word write for Flash Oscillator options CTMU RTCC SOSC Oscillator Options TICKI Clock 64 MHz 128 Kbytes 3,862 bytes 10,000 Write/Erase (minimum) No PLL can be used with INTOSC Yes Yes Low-Power Oscillator Option for SOSC T1CKI can be used as a Clock without Enabling the SOSC Oscillator Up to 16 MHz 2 11 3 7 Yes Multiple level BOR 22 Yes Yes Yes Yes 12-bit resolution, 24 input channels, differential Yes Yes 2 EUSART 3 14 options by FOSC<3:0> Yes Yes Yes 48 MHz 128 Kbytes 3,930 bytes 10,000 Write/Erase (minimum) Yes PLL can be used with INTOSC No No No 40 MHz 128 Kbytes 3,930 bytes 10,000 Write/Erase (minimum) No PLL can be used with INTOSC No No No INTOSC SPI/I CTM Timers ECCP CCP Data EEPROM Programmable BOR WDT Prescale Options 5V Operation nanoWatt XLP Regulator Low-Power BOR A/D Converter Internal Temp Sensor Programmable HLVD EUSART Comparators Oscillator options Ultra-Low-Power Wake-up (ULPW) Power-up Timer MCLR Pin as Input Port 2 Up to 8 MHz 2 5 3 2 No One level BOR 16 No (3.3V) No Yes No 10-bit resolution, 15 input channels, non-differential No No 2 EUSART 2 8 options by FOSC<3:0> No Yes No Up to 8 MHz 2 5 2 Yes Multiple level BOR 16 Yes No No No 10-bit resolution, 16 input channels, non-differential No Yes 2 EUSART 2 12 options by FOSC<3:0> No Yes Yes 2010 Microchip Technology Inc. Preliminary DS39960B-page 531 PIC18F87K22 FAMILY NOTES: DS39960B-page 532 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY INDEX A A/D .................................................................................... 349 A/D Converter Interrupt, Configuring ........................ 358 Acquisition Requirements ......................................... 359 Analog Port Pins, Configuring................................... 360 Associated Registers ................................................ 363 Automatic Acquisition Time....................................... 360 Configuring the Module............................................. 358 Conversion Clock (TAD) ............................................ 360 Conversion Requirements ........................................ 521 Conversion Status (GO/DONE Bit) ........................... 356 Conversions .............................................................. 361 Converter Characteristics ......................................... 520 Operation in Power-Managed Modes ....................... 362 Use of the Special Event Triggers ............................ 362 Absolute Maximum Ratings .............................................. 483 AC (Timing) Characteristics .............................................. 499 Load Conditions for Device Timing Specifications.................................................... 500 Parameter Symbology .............................................. 499 Temperature and Voltage Specifications .................. 500 Timing Conditions ..................................................... 500 ACKSTAT ......................................................................... 315 ACKSTAT Status Flag ...................................................... 315 ADCON0 Register GO/DONE Bit............................................................ 356 ADDFSR ........................................................................... 472 ADDLW ............................................................................. 435 ADDULNK......................................................................... 472 ADDWF ............................................................................. 435 ADDWFC .......................................................................... 436 Analog-to-Digital Converter. See A/D. ANDLW ............................................................................. 436 ANDWF ............................................................................. 437 Assembler MPASM Assembler................................................... 480 Auto-Wake-up on Sync Break Character .......................... 340 CTMU Typical Connections and Internal Configuration for Pulse Delay Generation ........ 397 CTMU Typical Connections and Internal Configuration for Time Measurement ............... 396 Device Clock............................................................... 42 Enhanced PWM Mode.............................................. 263 EUSART Receive ..................................................... 338 EUSART Transmit .................................................... 335 External Components for SOSC Low-Power Oscillator........................................ 199 External Power-on Reset Circuit (Slow VDD Power-up) ......................................... 73 Fail-Safe Clock Monitor (FSCM)............................... 422 Full-Bridge Application Example............................... 267 Generic I/O Port Operation....................................... 163 High/Low-Voltage Detect with External Input ........... 378 Interrupt Logic........................................................... 140 MSSP (SPI Mode) .................................................... 279 MSSPx (I2C Master Mode) ....................................... 309 MSSPx (I2C Mode) ................................................... 289 On-Chip Reset Circuit................................................. 71 PIC18F6XK22............................................................. 13 PIC18F8XK22............................................................. 14 PLL ............................................................................. 49 PORTD and PORTE (Parallel Slave Port)................ 187 PWM Operation (Simplified) ..................................... 253 Reads from Flash Program Memory ........................ 113 RTCC........................................................................ 225 RTCC Clock Source Multiplexing ............................. 236 Simplified Steering.................................................... 276 Single Comparator.................................................... 368 Table Read Operation .............................................. 109 Table Write Operation .............................................. 110 Table Writes to Flash Program Memory................... 115 Timer0 in 16-Bit Mode .............................................. 192 Timer0 in 8-Bit Mode ................................................ 192 Timer1 ...................................................................... 198 Timer2 ...................................................................... 208 Timer3/5/7 ................................................................ 213 Timer4 ...................................................................... 222 Ultra Low-Power Wake-up Initialization...................... 68 Using Open-Drain Output (USART) ......................... 165 Watchdog Timer ....................................................... 417 BN..................................................................................... 438 BNC .................................................................................. 439 BNN .................................................................................. 439 BNOV ............................................................................... 440 BNZ .................................................................................. 440 BOR. See Brown-out Reset. BOV .................................................................................. 443 BRA .................................................................................. 441 Break Character (12-Bit) Transmit and Receive............... 342 BRG. See Baud Rate Generator. Brown-out Reset (BOR)...................................................... 73 Detecting .................................................................... 73 BSF................................................................................... 441 BTFSC .............................................................................. 442 BTFSS .............................................................................. 442 BTG .................................................................................. 443 BZ ..................................................................................... 444 B Baud Rate Generator ........................................................ 311 BC ..................................................................................... 437 BCF ................................................................................... 438 BF ..................................................................................... 315 BF Status Flag .................................................................. 315 Block Diagrams 16-Bit Byte Select Mode ........................................... 125 16-Bit Byte Write Mode ............................................. 123 16-Bit Word Write Mode............................................ 124 8-Bit Multiplexed Mode Example .............................. 127 A/D ............................................................................ 357 Analog Input Model ................................................... 358 Baud Rate Generator................................................ 311 Capture Mode Operation .................................. 249, 261 Comparator Analog Input Model ............................... 368 Comparator Configurations....................................... 370 Comparator Output ................................................... 365 Comparator Voltage Reference ................................ 374 Comparator Voltage Reference Output Buffer Example ................................................. 375 Compare Mode Operation ................................ 251, 262 Connections for On-Chip Voltage Regulator............. 419 CTMU........................................................................ 383 CTMU Current Source Calibration Circuit................. 389 2010 Microchip Technology Inc. Preliminary DS39960B-page 533 PIC18F87K22 FAMILY C C Compilers MPLAB C18 .............................................................. 480 CALL ................................................................................. 444 CALLW.............................................................................. 473 Capture (CCP Module)...................................................... 248 CCP Pin Configuration .............................................. 248 CCPR4H:CCPR4L Registers.................................... 248 Prescaler ................................................................... 249 Software Interrupt ..................................................... 249 Timer1/3/5/7 Mode Selection .................................... 248 Capture (ECCP Module) ................................................... 261 CCPRxH:CCPRxL Registers .................................... 261 ECCP Pin Configuration ........................................... 261 Prescaler ................................................................... 261 Software Interrupt ..................................................... 261 Timer1/2/3/4/6/8/10/12 Mode Selection .................... 261 Capture, Compare, Timer1/3/5/7 Associated Registers ................................................ 251 Capture/Compare/PWM (CCP)......................................... 243 Capture Mode. See Capture. CCP Mode and Timer Resources ............................. 247 CCP6/7/8/9 Pin Assignment ..................................... 248 CCPRxH Register ..................................................... 247 CCPRxL Register...................................................... 247 Compare Mode. See Compare. Configuration............................................................. 247 Open-Drain Output Option ........................................ 248 Charge Time Measurement Unit (CTMU) ......................... 383 Associated Registers ................................................ 399 Calibrating the Module .............................................. 388 Creating a Delay ....................................................... 397 Effects of a Reset...................................................... 399 Measuring Capacitance with the CTMU ................... 394 Measuring Time ........................................................ 396 Module Initialization .................................................. 388 Operation .................................................................. 387 During Sleep and Idle Modes............................ 399 Clock Sources ..................................................................... 46 Default System Clock on Reset .................................. 47 Selection ..................................................................... 46 CLRF................................................................................. 445 CLRWDT........................................................................... 445 Code Examples 16 x 16 Signed Multiply Routine ............................... 138 16 x 16 Unsigned Multiply Routine ........................... 138 8 x 8 Signed Multiply Routine ................................... 137 8 x 8 Unsigned Multiply Routine ............................... 137 Capacitance Calibration Routine .............................. 393 Changing Between Capture Prescalers ............ 249, 261 Computed GOTO Using an Offset Value .................... 89 Current Calibration Routine ...................................... 391 Data EEPROM Read ................................................ 134 Data EEPROM Refresh Routine ............................... 135 Data EEPROM Write ................................................ 134 Erasing a Flash Program Memory Row .................... 114 Fast Register Stack..................................................... 89 How to Clear RAM (Bank 1) Using Indirect Addressing ........................................... 103 Initializing PORTA..................................................... 168 Initializing PORTB..................................................... 170 Initializing PORTC..................................................... 172 Initializing PORTD..................................................... 174 Initializing PORTE..................................................... 176 Initializing PORTF ..................................................... 179 Initializing PORTG .................................................... 181 DS39960B-page 534 Initializing PORTH .................................................... 183 Initializing PORTJ ..................................................... 185 Loading the SSP1BUF (SSP1SR) Register.............. 282 Reading a Flash Program Memory Word ................. 113 Routine for Capacitive Touch Switch........................ 395 Routine for Temperature Measurement Using Internal Diode ......................................... 398 Saving STATUS, WREG and BSR Registers in RAM.............................................. 161 Setting the RTCWREN Bit ........................................ 237 Setup for CTMU Calibration Routines ...................... 390 Ultra Low-Power Wake-up Initialization ...................... 68 Writing to Flash Program Memory .................... 117-118 Code Protection ................................................................ 401 COMF ............................................................................... 446 Comparator....................................................................... 365 Analog Input Connection Considerations ................. 368 Associated Registers ................................................ 372 Configuration ............................................................ 369 Control ...................................................................... 369 Effects of a Reset ..................................................... 372 Enable and Input Selection....................................... 369 Enable and Output Selection .................................... 369 Interrupts .................................................................. 371 Operation .................................................................. 368 Operation During Sleep ............................................ 372 Response Time......................................................... 368 Comparator Specifications................................................ 498 Comparator Voltage Reference ........................................ 373 Accuracy and Error ................................................... 374 Associated Registers ................................................ 375 Configuring ............................................................... 373 Connection Considerations....................................... 374 Effects of a Reset ..................................................... 374 Operation During Sleep ............................................ 374 Compare (CCP Module) ................................................... 250 CCP Pin Configuration.............................................. 250 CCPR4 Register ....................................................... 250 Software Interrupt ..................................................... 250 Special Event Trigger ............................................... 250 Timer1/3/5/7 Mode Selection.................................... 250 Compare (ECCP Module)................................................. 262 CCPRx Register ....................................................... 262 Pin Configuration ...................................................... 262 Software Interrupt ..................................................... 262 Special Event Trigger ....................................... 219, 262 Timer1/Timer3 Mode Selection................................. 262 Computed GOTO................................................................ 89 Configuration Bits ............................................................. 401 Configuration Mismatch (CM) Reset................................... 74 Configuration Register Protection..................................... 427 Core Features Easy Migration ............................................................ 10 Extended Instruction Set .............................................. 9 External Memory Bus ................................................... 9 Memory Options ........................................................... 9 nanoWatt Technology................................................... 9 Oscillator Options and Features ................................... 9 CPFSEQ ........................................................................... 446 CPFSGT ........................................................................... 447 CPFSLT ............................................................................ 447 Crystal Oscillator/Ceramic Resonator................................. 48 Customer Change Notification Service............................. 544 Customer Notification Service .......................................... 544 Customer Support............................................................. 544 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY D Data Addressing Modes.................................................... 103 Comparing Addressing Modes with the Extended Instruction Set Enabled .................... 107 Direct......................................................................... 103 Indexed Literal Offset................................................ 106 BSR .................................................................. 108 Instructions Affected ......................................... 106 Mapping Access Bank ...................................... 108 Indirect ...................................................................... 103 Inherent and Literal ................................................... 103 Data EEPROM Code Protection ........................................................ 427 Data EEPROM Memory Associated Registers ................................................ 136 EEADR and EEADRH Registers .............................. 131 EECON1 and EECON2 Registers ............................ 131 Operation During Code-Protect ................................ 135 Overview ................................................................... 131 Reading..................................................................... 133 Spurious Write Protection ......................................... 135 Using......................................................................... 135 Write Verify ............................................................... 133 Writing....................................................................... 133 Data Memory ...................................................................... 92 Access Bank ............................................................... 94 Bank Select Register (BSR)........................................ 92 Extended Instruction Set........................................... 106 General Purpose Registers......................................... 94 Memory Maps PIC18FX5K22/X7KJ22 Devices ......................... 93 Special Function Registers ................................. 95 Special Function Registers ......................................... 95 DAW.................................................................................. 448 DC Characteristics ............................................................ 495 Power-Down and Supply Current ............................. 486 Supply Voltage.......................................................... 485 DCFSNZ ........................................................................... 449 DECF ................................................................................ 448 DECFSZ............................................................................ 449 Default System Clock.......................................................... 47 Details on Individual Family Members ................................ 11 Development Support ....................................................... 479 Device Overview ................................................................... 9 Features (64-Pin Devices) .......................................... 12 Features (80-Pin Devices) .......................................... 12 Direct Addressing.............................................................. 104 Enhanced PWM Mode.............................................. 263 Auto-Restart ..................................................... 272 Auto-Shutdown ................................................. 270 Direction Change in Full-Bridge Output Mode............................................. 269 Full-Bridge Application...................................... 267 Full-Bridge Mode .............................................. 267 Half-Bridge Application ..................................... 266 Half-Bridge Application Examples .................... 273 Half-Bridge Mode.............................................. 266 Output Relationships (Active-High and Active-Low)............................................... 264 Output Relationships Diagram.......................... 265 Programmable Dead-Band Delay..................... 273 Shoot-Through Current..................................... 273 Start-up Considerations.................................... 270 Outputs and Configuration........................................ 260 Enhanced Capture/Compare/PWM (ECCP) and Timer1/2/3/4/6/8/10/12 Associated Registers................................................ 277 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART). See EUSART. Equations A/D Acquisition Time ................................................ 359 A/D Minimum Charging Time ................................... 359 Calculating the Minimum Required Acquisition Time ............................................... 359 Errata .................................................................................... 8 EUSART Asynchronous Mode................................................. 335 12-Bit Break Transmit and Receive.................. 342 Associated Registers, Receive......................... 339 Associated Registers, Transmit........................ 337 Auto-Wake-up on Sync Break .......................... 340 Receiver ........................................................... 338 Setting Up 9-Bit Mode with Address Detect......................................... 338 Transmitter ....................................................... 335 Baud Rate Generator Operation in Power-Managed Mode................. 329 Baud Rate Generator (BRG) .................................... 329 Associated Registers........................................ 330 Auto-Baud Rate Detect..................................... 333 Baud Rate Error, Calculating............................ 330 Baud Rates, Asynchronous Modes .................. 331 High Baud Rate Select (BRGH Bit) .................. 329 Sampling .......................................................... 329 Synchronous Master Mode....................................... 343 Associated Registers, Receive......................... 346 Associated Registers, Transmit........................ 344 Reception ......................................................... 345 Transmission .................................................... 343 Synchronous Slave Mode......................................... 347 Associated Registers, Receive......................... 348 Associated Registers, Transmit........................ 347 Reception ......................................................... 348 Transmission .................................................... 347 E Effect on Standard PIC18 Instructions .............................. 476 Effects of Power-Managed Modes on Various Clock Sources............................................................. 53 Electrical Characteristics................................................... 483 Enhanced Capture/Compare/PWM (ECCP) ..................... 257 Capture Mode. See Capture. Compare Mode. See Compare. ECCP Mode and Timer Resources........................... 260 2010 Microchip Technology Inc. Preliminary DS39960B-page 535 PIC18F87K22 FAMILY Extended Instruction Set ADDFSR ................................................................... 472 ADDULNK................................................................. 472 CALLW...................................................................... 473 MOVSF ..................................................................... 473 MOVSS ..................................................................... 474 PUSHL ...................................................................... 474 SUBFSR ................................................................... 475 SUBULNK ................................................................. 475 External Memory Bus........................................................ 119 16-Bit Byte Select Mode ........................................... 125 16-Bit Byte Write Mode ............................................. 123 16-Bit Data Width Modes .......................................... 122 16-Bit Mode Timing ................................................... 126 16-Bit Word Write Mode............................................ 124 8-Bit Data Width Mode .............................................. 127 8-Bit Mode Timing ..................................................... 128 Address and Data Lines for Different Address and Data Widths (table) ...................... 121 Address and Data Width ........................................... 121 Address Shifting ........................................................ 121 Control ...................................................................... 120 I/O Port Functions ..................................................... 119 Operation in Power-Managed Modes ....................... 129 Program Memory Modes .......................................... 122 Extended Microcontroller .................................. 122 Microcontroller .................................................. 122 Wait States................................................................ 122 Weak Pull-ups on Port Pins ...................................... 122 External Oscillator Modes Clock Input (EC Modes) .............................................. 49 HS ............................................................................... 48 H Hardware Multiplier........................................................... 137 8 x 8 Multiplication Algorithms .................................. 137 Operation .................................................................. 137 Performance Comparison (table).............................. 137 High/Low-Voltage Detect .................................................. 377 Applications .............................................................. 381 Associated Registers ................................................ 382 Current Consumption................................................ 379 Effects of a Reset ..................................................... 382 Operation .................................................................. 378 During Sleep..................................................... 382 Setup ........................................................................ 379 Start-up Time ............................................................ 379 Typical Application.................................................... 381 High/Low-Voltage ICSP Programming. See Single Supply ICSP Programming HLVD. See High/Low-Voltage Detect. .............................. 377 I I/O Ports............................................................................ 163 Open-Drain Outputs.................................................. 165 Output Pin Drive ....................................................... 163 Pin Capabilities ......................................................... 163 Pull-up Configuration ................................................ 163 I2C Mode (MSSP) Acknowledge Sequence Timing ............................... 318 Associated Registers ................................................ 324 Baud Rate Generator ............................................... 311 Bus Collision During a Repeated Start Condition................... 322 During a Stop Condition ................................... 323 Clock Arbitration ....................................................... 312 Clock Stretching........................................................ 304 10-Bit Slave Receive Mode (SEN = 1) ............. 304 10-Bit Slave Transmit Mode ............................. 304 7-Bit Slave Receive Mode (SEN = 1) ............... 304 7-Bit Slave Transmit Mode ............................... 304 Clock Synchronization and the CKP bit .................... 305 Effects of a Reset ..................................................... 319 General Call Address Support .................................. 308 I2C Clock Rate w/BRG.............................................. 311 Master Mode............................................................. 309 Operation.......................................................... 310 Reception ......................................................... 315 Repeated Start Condition Timing ..................... 314 Start Condition Timing ...................................... 313 Transmission .................................................... 315 Multi-Master Communication, Bus Collision and Arbitration .................................................. 319 Multi-Master Mode .................................................... 319 Operation .................................................................. 294 Read/Write Bit Information (R/W Bit) ................ 294, 297 Registers .................................................................. 289 Serial Clock (RC3/SCKx/SCLx) ................................ 297 Slave Mode............................................................... 294 Address Masking Modes 5-Bit .......................................................... 295 7-Bit .......................................................... 296 Addressing........................................................ 294 Reception ......................................................... 297 Transmission .................................................... 297 Sleep Operation........................................................ 319 Stop Condition Timing .............................................. 318 F Fail-Safe Clock Monitor............................................. 401, 422 Exiting Operation ...................................................... 422 Interrupts in Power-Managed Modes ........................ 423 POR or Wake from Sleep ......................................... 423 WDT During Oscillator Failure .................................. 422 Fast Register Stack............................................................. 89 Firmware Instructions........................................................ 429 Flash Program Memory..................................................... 109 Associated Registers ................................................ 118 Control Registers ...................................................... 110 EECON1 and EECON2 .................................... 110 TABLAT (Table Latch) Register........................ 112 TBLPTR (Table Pointer) Register ..................... 112 Erase Sequence ....................................................... 114 Erasing ...................................................................... 114 Operation During Code-Protect ................................ 118 Reading..................................................................... 113 Table Pointer Boundaries Based on Operation....................... 112 Table Pointer Boundaries ......................................... 112 Table Reads and Table Writes ................................. 109 Write Sequence ........................................................ 116 Writing ....................................................................... 115 Protection Against Spurious Writes .................. 118 Unexpected Termination................................... 118 Write Verify ....................................................... 118 FSCM. See Fail-Safe Clock Monitor. G GOTO................................................................................ 450 DS39960B-page 536 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY ID Locations .............................................................. 401, 427 INCF.................................................................................. 450 INCFSZ ............................................................................. 451 In-Circuit Debugger ........................................................... 427 In-Circuit Serial Programming (ICSP) ....................... 401, 427 Indexed Literal Offset Addressing and Standard PIC18 Instructions .............................. 476 Indexed Literal Offset Mode .............................................. 476 Indirect Addressing ........................................................... 104 INFSNZ ............................................................................. 451 Initialization Conditions for All Registers....................... 77-84 Instruction Cycle ................................................................. 90 Clocking Scheme ........................................................ 90 Flow/Pipelining............................................................ 90 Instruction Set ................................................................... 429 ADDLW ..................................................................... 435 ADDWF..................................................................... 435 ADDWF (Indexed Literal Offset Mode) ..................... 477 ADDWFC .................................................................. 436 ANDLW ..................................................................... 436 ANDWF..................................................................... 437 BC ............................................................................. 437 BCF........................................................................... 438 BN ............................................................................. 438 BNC .......................................................................... 439 BNN .......................................................................... 439 BNOV........................................................................ 440 BNZ........................................................................... 440 BOV .......................................................................... 443 BRA........................................................................... 441 BSF ........................................................................... 441 BSF (Indexed Literal Offset Mode) ........................... 477 BTFSC ...................................................................... 442 BTFSS ...................................................................... 442 BTG........................................................................... 443 BZ ............................................................................. 444 CALL ......................................................................... 444 CLRF......................................................................... 445 CLRWDT................................................................... 445 COMF ....................................................................... 446 CPFSEQ ................................................................... 446 CPFSGT ................................................................... 447 CPFSLT .................................................................... 447 DAW.......................................................................... 448 DCFSNZ ................................................................... 449 DECF ........................................................................ 448 DECFSZ.................................................................... 449 Extended Instructions ............................................... 471 Considerations when Enabling ......................... 476 Syntax............................................................... 471 Use with MPLAB IDE Tools .............................. 478 General Format......................................................... 431 GOTO ....................................................................... 450 INCF.......................................................................... 450 INCFSZ ..................................................................... 451 INFSNZ ..................................................................... 451 IORLW ...................................................................... 452 IORWF ...................................................................... 452 LFSR......................................................................... 453 MOVF........................................................................ 453 MOVFF ..................................................................... 454 MOVLB ..................................................................... 454 MOVLW .................................................................... 455 MOVWF .................................................................... 455 MULLW ..................................................................... 456 MULWF .................................................................... 456 NEGF........................................................................ 457 NOP.......................................................................... 457 Opcode Field Descriptions ....................................... 430 POP .......................................................................... 458 PUSH........................................................................ 458 RCALL ...................................................................... 459 RESET...................................................................... 459 RETFIE..................................................................... 460 RETLW ..................................................................... 460 RETURN................................................................... 461 RLCF ........................................................................ 461 RLNCF...................................................................... 462 RRCF........................................................................ 462 RRNCF ..................................................................... 463 SETF ........................................................................ 463 SETF (Indexed Literal Offset Mode) ......................... 477 SLEEP ...................................................................... 464 Standard Instructions................................................ 429 SUBFWB .................................................................. 464 SUBLW..................................................................... 465 SUBWF..................................................................... 465 SUBWFB .................................................................. 466 SWAPF..................................................................... 466 TBLRD...................................................................... 467 TBLWT ..................................................................... 468 TSTFSZ .................................................................... 469 XORLW .................................................................... 469 XORWF .................................................................... 470 INTCON Register RBIF Bit .................................................................... 170 Inter-Integrated Circuit. See I2C. Internal Oscillator Block ...................................................... 50 Adjustment.................................................................. 51 INTIO Modes .............................................................. 50 INTOSC Frequency Drift ............................................ 51 INTOSC Output Frequency ........................................ 51 INTPLL Modes............................................................ 50 Internal RC Oscillator Use with WDT........................................................... 417 Internal Voltage Regulator Specifications......................... 498 Internet Address ............................................................... 544 Interrupt Sources .............................................................. 401 A/D Conversion Complete ........................................ 358 Capture Complete (CCP) ......................................... 249 Capture Complete (ECCP) ....................................... 261 Compare Complete (CCP) ....................................... 250 Compare Complete (ECCP) ..................................... 262 Interrupt-on-Change (RB7:RB4)............................... 170 TMR0 Overflow......................................................... 193 TMR1 Overflow......................................................... 200 TMR2 to PR2 Match (PWM)..................................... 253 TMRx Overflow................................................. 209, 219 Interrupts .......................................................................... 139 During, Context Saving............................................. 161 INTx Pin.................................................................... 161 PORTB, Interrupt-on-Change................................... 161 TMR0........................................................................ 161 Interrupts, Flag Bits Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit).................................................. 170 INTOSC, INTRC. See Internal Oscillator Block. IORLW .............................................................................. 452 IORWF.............................................................................. 452 2010 Microchip Technology Inc. Preliminary DS39960B-page 537 PIC18F87K22 FAMILY L LFSR ................................................................................. 453 P P1A/P1B/P1C/P1D.See Enhanced Capture/Compare/PWM (ECCP). Packaging ......................................................................... 523 Details....................................................................... 524 Marking ..................................................................... 523 Parallel Slave Port (PSP).................................................. 187 Associated Registers ................................................ 189 PORTD ..................................................................... 187 Pin Functions AVDD..................................................................... 35, 23 AVSS ..................................................................... 35, 23 ENVREG .............................................................. 23, 35 MCLR/RG5 ........................................................... 15, 24 OSC1/CLKI/RA7 ................................................... 15, 24 OSC2/CLKO/RA6 ................................................. 15, 24 RA0/AN0/ULPWU................................................. 16, 25 RA1/AN1............................................................... 16, 25 RA2/AN2/VREF- .................................................... 16, 25 RA3/AN3/VREF+ ................................................... 16, 25 RA4/T0CKI ........................................................... 16, 25 RA5/AN4/T1CKI/T3G/HLVDIN ............................. 16, 25 RB0/INT0/FLT0........................................................... 26 RB0/INT0/FLTO.......................................................... 17 RB1/INT1 .............................................................. 17, 26 RB2/INT2/CTED1 ................................................. 17, 26 RB3/INT3/CTED2/ECCP2/P2A ............................ 17, 26 RB4/KBI0 .............................................................. 17, 26 RB5/KBI1/T3CKI/T1G........................................... 17, 26 RB6/KBI2/PGC ..................................................... 17, 26 RB7/KBI3/PGD ..................................................... 17, 26 RC0/SOSCO/SCKLI ................................................... 27 RC0/SOSCO/SCLKI ................................................... 18 RC1/SOSCI/ECCP2/P2A...................................... 18, 27 RC2/ECCP1/P1A.................................................. 18, 27 RC3/SCK1/SCL1 .................................................. 18, 27 RC4/SDI1/SDA1 ................................................... 18, 27 RC5/SDO1............................................................ 18, 27 RC6/TX1/CK1 ....................................................... 18, 27 RC7/RX1/DT1....................................................... 18, 27 RD0/CTPLS ................................................................ 28 RD0/PSP0/CTPLS...................................................... 19 RD1/PSP1/T5CKI/T7G ............................................... 19 RD1/T5CKI/T7G ......................................................... 28 RD2/PSP2 .................................................................. 19 RD2/PSP2/AD2 .......................................................... 28 RD3/PSP3 .................................................................. 19 RD3/PSP3/AD3 .......................................................... 28 RD4/PSP4/SDO2........................................................ 19 RD4/SDO2/PSP4/AD4................................................ 28 RD5/PSP5/SDI2/SDA2 ............................................... 19 RD5/SDI2/SDA2/PSP5/AD5 ....................................... 28 RD6/PSP6/SCK2/SCL2 .............................................. 19 RD6/SCK2/SCL2/PSP6/AD6 ...................................... 29 RD7/PSP7/SS2 .......................................................... 19 RD7/SS2/PSP7/AD7................................................... 29 RE0/P2D/RD/AD8....................................................... 30 RE0/RD/P2D............................................................... 20 RE1/P2C/WR/AD9...................................................... 30 RE1/WR/P2C.............................................................. 20 RE2/CS/P2B/CCP10 .................................................. 20 RE2/P2B/CCP10/CS/AD10 ........................................ 30 RE3/P3C/CCP9/REFO ............................................... 20 M Master Clear (MCLR) .......................................................... 73 Master Synchronous Serial Port (MSSP). See MSSP. Memory Organization.......................................................... 85 Data Memory .............................................................. 92 Program Memory Maps .............................................. 85 Memory Programming Requirements ............................... 497 Microchip Internet Web Site .............................................. 544 Migration From PIC18F87J11 and PIC18F8722 to PIC18F87K22 .................................. 531 MOVF................................................................................ 453 MOVFF.............................................................................. 454 MOVLB.............................................................................. 454 MOVLW............................................................................. 455 MOVSF ............................................................................. 473 MOVSS ............................................................................. 474 MOVWF ............................................................................ 455 MPLAB ASM30 Assembler, Linker, Librarian ................... 480 MPLAB Integrated Development Environment Software .................................................................... 479 MPLAB PM3 Device Programmer..................................... 482 MPLAB REAL ICE In-Circuit Emulator System................. 481 MPLINK Object Linker/MPLIB Object Librarian ................ 480 MSSP ACK Pulse......................................................... 294, 297 I2C Mode. See I2C Mode. Module Overview ...................................................... 279 SPI Master/Slave Connection ................................... 283 TMRx Output for Clock Shift ..................................... 222 MULLW ............................................................................. 456 MULWF ............................................................................. 456 N NEGF ................................................................................ 457 NOP .................................................................................. 457 Notable Differences Between PIC18F87K22, PIC18F87J11 and PIC18F8722 Families ................. 531 O On-Chip Voltage Regulator .................................................................. 419 Enable............................................................... 419 Sleep................................................................. 420 Oscillator Configuration....................................................... 41 EC ............................................................................... 41 ECIO ........................................................................... 41 HS ............................................................................... 41 Internal Oscillator Block .............................................. 50 INTIO1 ........................................................................ 41 INTIO2 ........................................................................ 41 LP................................................................................ 41 RC ............................................................................... 41 RCIO ........................................................................... 41 XT ............................................................................... 41 Oscillator Selection ........................................................... 401 Oscillator Start-up Timer (OST) .......................................... 53 Oscillator Switching............................................................. 46 Oscillator Transitions........................................................... 47 Oscillator, Timer1 .............................................................. 195 Oscillator, Timer3/5/7 ........................................................ 209 DS39960B-page 538 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY RE3/P3C/CCP9/REFO/AD11 ..................................... 30 RE4/P3B/CCP8........................................................... 20 RE4/P3B/CCP8/AD12................................................. 30 RE5/P1C/CCP7 .......................................................... 20 RE5/P1C/CCP7/AD13 ................................................ 30 RE6/P1B/CCP6........................................................... 20 RE6/P1B/CCP6/AD14................................................. 31 RE7/ECCP2/P2A ........................................................ 20 RE7/ECCP2/P2A/AD15 .............................................. 31 RF1/AN6/C2OUT/CTDIN ...................................... 21, 32 RF2/AN7/C1OUT .................................................. 21, 32 RF3/AN8/C2INB/CTMUI ....................................... 21, 32 RF4/AN9/C2INA.................................................... 21, 32 RF5/AN10/C1INB........................................................ 32 RF5/AN10/CVREF/C1INB............................................ 21 RF6/AN11/C1INA.................................................. 21, 32 RF7/AN5/SS1 ....................................................... 32, 21 RG0/ECCP3/P3A.................................................. 22, 33 RG1/TX2/CK2/AN19/C3OUT................................ 22, 33 RG2/RX2/DT2/AN18/C3INA ................................. 22, 33 RG3/CCP4/AN17/P3D/C3INB .............................. 22, 33 RG4/RTCC/T7CKI/T5G/CCP5/AN16/ P1D/C3INC ................................................... 22, 33 RH0/AN23................................................................... 34 RH1/AN22................................................................... 34 RH2/AN21................................................................... 34 RH3/AN20................................................................... 34 RH4/CCP9/P3C/AN12/C2INC .................................... 34 RH5/CCP8/P3B/AN13/C2IND..................................... 34 RH6/CCP7/P1C/AN14/C1INC .................................... 34 RH7/CCP6/P1B/AN15 ................................................ 34 RJ0.............................................................................. 35 RJ1/ALE...................................................................... 35 RJ2/OE ....................................................................... 35 RJ3/WRL..................................................................... 35 RJ4/WRH .................................................................... 35 RJ5/CE........................................................................ 35 RJ6/LB ........................................................................ 35 RJ7/UB........................................................................ 35 VDD ....................................................................... 35, 23 VDDCORE/VCAP...................................................... 23, 35 VSS........................................................................ 23, 35 Pinout I/O Descriptions PIC18F6XK22 ............................................................. 15 PIC18F8XK22 ............................................................. 24 PLL...................................................................................... 49 HSPLL and ECPLL Oscillator Modes ......................... 49 Use with HF-INTOSC.................................................. 49 POP .................................................................................. 458 POR. See Power-on Reset. PORTA Associated Registers ................................................ 169 LATA Register........................................................... 168 PORTA Register ....................................................... 168 TRISA Register ......................................................... 168 PORTB Associated Registers ................................................ 171 LATB Register........................................................... 170 PORTB Register ....................................................... 170 RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)......... 170 TRISB Register ......................................................... 170 PORTC Associated Registers................................................ 173 LATC Register .......................................................... 172 PORTC Register....................................................... 172 RC3/SCKx/SCLx Pin ................................................ 297 TRISC Register ........................................................ 172 PORTD Associated Registers................................................ 175 LATD Register .......................................................... 174 PORTD Register....................................................... 174 TRISD Register ........................................................ 174 PORTE Associated Registers................................................ 178 LATE Register .......................................................... 176 PORTE Register....................................................... 176 RE0/P2D/RD/AD8 Pin .............................................. 187 RE1/P2C/WR/AD9 Pin ............................................. 187 RE2/P2B/CCP10/CS/AD10 Pin ................................ 187 TRISE Register......................................................... 176 PORTF Associated Registers................................................ 180 LATF Register .......................................................... 179 PORTF Register ....................................................... 179 TRISF Register......................................................... 179 PORTG Associated Registers................................................ 182 LATG Register.......................................................... 181 PORTG Register ...................................................... 181 TRISG Register ........................................................ 181 PORTH Associated Registers................................................ 184 LATH Register .......................................................... 183 PORTH Register....................................................... 183 TRISH Register ........................................................ 183 PORTJ Associated Registers................................................ 186 LATJ Register........................................................... 185 PORTJ Register ....................................................... 185 TRISJ Register ......................................................... 185 Power-Managed Modes...................................................... 55 and EUSART Operation ........................................... 329 and PWM Operation ................................................. 277 and SPI Operation .................................................... 287 Clock Transitions and Status Indicators ..................... 56 Entering ...................................................................... 55 Exiting Idle and Sleep Modes ..................................... 67 by Interrupt ......................................................... 67 by Reset ............................................................. 67 by WDT Time-out ............................................... 67 Without an Oscillator Start-up Delay .................. 67 Idle Modes .................................................................. 60 PRI_IDLE ........................................................... 61 RC_IDLE ............................................................ 62 SEC_IDLE .......................................................... 61 Multiple Sleep Commands.......................................... 56 Run Modes ................................................................. 56 PRI_RUN............................................................ 56 RC_RUN............................................................. 57 SEC_RUN .......................................................... 56 Selecting..................................................................... 55 Sleep Mode ................................................................ 60 OSC1 and OSC2 Pin States............................... 53 Summary (table) ......................................................... 55 2010 Microchip Technology Inc. Preliminary DS39960B-page 539 PIC18F87K22 FAMILY Power-on Reset (POR) ....................................................... 73 Power-up Delays................................................................. 53 Power-up Timer (PWRT)............................................... 53, 74 Time-out Sequence..................................................... 74 Prescaler, Timer0.............................................................. 193 Prescaler, Timer2.............................................................. 254 PRI_IDLE Mode .................................................................. 61 PRI_RUN Mode .................................................................. 56 Program Counter................................................................. 87 PCL, PCH and PCU Registers.................................... 87 PCLATH and PCLATU Registers ............................... 87 Program Memory Code Protection ........................................................ 425 Extended Instruction Set ........................................... 105 Hard Memory Vectors ................................................. 86 Instructions.................................................................. 91 Two-Word ........................................................... 91 Interrupt Vector ........................................................... 86 Look-up Tables ........................................................... 89 Memory Maps ............................................................. 85 Reset Vector ............................................................... 86 Program Verification and Code Protection........................ 424 Associated Registers ................................................ 425 Programming, Device Instructions .................................... 429 PSP.See Parallel Slave Port. Pulse Steering................................................................... 274 Pulse-Width Modulation. See PWM (CCP Module). PUSH ................................................................................ 458 PUSH and POP Instructions ............................................... 88 PUSHL .............................................................................. 474 PWM (CCP Module) Associated Registers ................................................ 254 Duty Cycle................................................................. 254 Example Frequencies/Resolutions ........................... 254 Period........................................................................ 253 Setup for PWM Operation ......................................... 254 TMR2 to PR2 Match ................................................. 253 PWM (ECCP Module) Effects of a Reset...................................................... 277 Operation in Power-Managed Modes ....................... 277 Operation with Fail-Safe Clock Monitor .................... 277 Pulse Steering........................................................... 274 Steering Synchronization .......................................... 276 PWM Mode. See Enhanced Capture/ Compare/PWM ......................................................... 263 ADRESH (A/D Result High Byte, Right Justified).................................................. 354 ADRESL (A/D Result High Byte, Left Justified) ........ 354 ADRESL (A/D Result High Byte) .............................. 354 ADRESL (A/D Result Low Byte, Right Justified) ...... 354 ALRMCFG (Alarm Configuration) ............................. 229 ALRMDAY (Alarm Day Value) .................................. 233 ALRMHR (Alarm Hours Value) ................................. 234 ALRMMIN (Alarm Minutes Value)............................. 234 ALRMMNTH (Alarm Month Value) ........................... 233 ALRMRPT (Alarm Repeat) ....................................... 230 ALRMSEC (Alarm Seconds Value) .......................... 234 ALRMWD (Alarm Weekday Value)........................... 233 ANCON0 (A/D Port Configuration 0) ........................ 355 ANCON1 (A/D Port Configuration 1) ........................ 355 ANCON2 (A/D Port Configuration 2) ........................ 356 BAUDCONx (Baud Rate Control) ............................. 328 CCPPRxL (CCPx Period Low Byte) ......................... 246 CCPRxH (CCPx Period High Byte) .......................... 246 CCPTMRS0 (CCP Timer Select 0)........................... 259 CCPTMRS1 (CCP Timer Select 1)........................... 244 CCPTMRS2 (CCP Timer Select 2)........................... 245 CCPxCON (CCP4-CCP10 Control) .......................... 243 CCPxCON (Enhanced Capture/Compare/ PWM x Control) ................................................ 258 CMSTAT (Comparator Status) ................................. 367 CMxCON (Comparator Control x)............................. 366 CONFIG1H (Configuration 1 High) ........................... 404 CONFIG1L (Configuration 1 Low) ............................ 403 CONFIG2H (Configuration 2 High) ........................... 406 CONFIG2L (Configuration 2 Low) ............................ 405 CONFIG3H (Configuration 3 High) ........................... 408 CONFIG3L (Configuration 3 Low) ............................ 407 CONFIG4L (Configuration 4 Low) ............................ 409 CONFIG5H (Configuration 5 High) ........................... 411 CONFIG5L (Configuration 5 Low) ............................ 410 CONFIG6H (Configuration 6 High) ........................... 413 CONFIG6L (Configuration 6 Low) ............................ 412 CONFIG7H (Configuration 7 High) ........................... 415 CONFIG7L (Configuration 7 Low) ............................ 414 CTMUCONH (CTMU Control High) .......................... 384 CTMUCONL (CTMU Control Low) ........................... 385 CTMUICON (CTMU Current Control) ....................... 386 CVRCON (Comparator Voltage Reference Control)............................................................. 373 DAY (Day Value) ...................................................... 231 DEVID1 (Device ID 1)............................................... 416 DEVID2 (Device ID 2)............................................... 416 ECCPxAS (ECCPx Auto-Shutdown Control)............ 271 ECCPxDEL (Enhanced PWM Control) ..................... 274 EECON1 (Data EEPROM Control 1)........................ 132 EECON1 (EEPROM Control 1) ................................ 111 HLVDCON (High/Low-Voltage Detect Control) ........ 377 HOUR (Hour Value).................................................. 232 INTCON (Interrupt Control)....................................... 141 INTCON2 (Interrupt Control 2).................................. 142 INTCON3 (Interrupt Control 3).................................. 143 IPR1 (Peripheral Interrupt Priority 1) ........................ 155 IPR2 (Peripheral Interrupt Priority 2) ........................ 156 IPR3 (Peripheral Interrupt Priority 3) ........................ 157 IPR4 (Peripheral Interrupt Priority 4) ........................ 157 IPR5 (Peripheral Interrupt Priority 5) ........................ 158 IPR6 (Peripheral Interrupt Priority 6) ........................ 159 MEMCON (External Memory Bus Control) ............... 120 MINUTE (Minute Value)............................................ 232 Q Q Clock ............................................................................. 254 R RAM. See Data Memory. RC_IDLE Mode ................................................................... 62 RC_RUN Mode ................................................................... 57 RCALL............................................................................... 459 RCON Register Bit Status During Initialization ..................................... 76 Reader Response ............................................................. 545 Real-Time Clock and Calendar (RTCC)............................ 225 Registers................................................................... 226 Reference Clock Output...................................................... 51 Register File ........................................................................ 94 Register File Summary................................................ 96-101 Registers ADCON0 (A/D Control 0) .......................................... 350 ADCON1 (A/D Control 1) .......................................... 351 ADCON2 (A/D Control 2) .......................................... 352 DS39960B-page 540 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY MONTH (Month Value) ............................................. 231 ODCON1 (Peripheral Open-Drain Control 1)............ 165 ODCON2 (Peripheral Open-Drain Control 2)............ 166 ODCON3 (Peripheral Open-Drain Control 3)............ 167 OSCCON (Oscillator Control) ..................................... 43 OSCCON2 (Oscillator Control 2) ........................ 44, 212 OSCTUNE (Oscillator Tuning) .................................... 45 PADCFG1 (Pad Configuration)......................... 164, 228 PIE1 (Peripheral Interrupt Enable 1)......................... 150 PIE2 (Peripheral Interrupt Enable 2)......................... 151 PIE3 (Peripheral Interrupt Enable 3)......................... 152 PIE4 (Peripheral Interrupt Enable 4)......................... 152 PIE5 (Peripheral Interrupt Enable 5)......................... 153 PIE6 (Peripheral Interrupt Enable 6)......................... 154 PIR1 (Peripheral Interrupt Request (Flag) 1) ............ 144 PIR2 (Peripheral Interrupt Request (Flag) 2) ............ 145 PIR3 (Peripheral Interrupt Request (Flag) 3) ............ 146 PIR4 (Peripheral Interrupt Request (Flag) 4) ............ 147 PIR5 (Peripheral Interrupt Request (Flag) 5) ............ 148 PIR6 (Peripheral Interrupt Request (Flag) 6) ............ 149 PMD0 (Peripheral Module Disable 0) ......................... 66 PMD1 (Peripheral Module Disable 1) ......................... 65 PMD2 (Peripheral Module Disable 2) ......................... 64 PMD3 (Peripheral Module Disable 3) ......................... 63 PSPCON (Parallel Slave Port Control) ..................... 188 PSTRxCON (Pulse Steering Control) ....................... 275 RCON (Reset Control) ........................................ 72, 160 RCSTAx (Receive Status and Control)..................... 327 REFOCON (Reference Oscillator Control) ................. 52 Reserved................................................................... 230 RTCCAL (RTCC Calibration) .................................... 228 RTCCFG (RTCC Configuration) ............................... 227 SECOND (Second Value)......................................... 232 SSPxCON1 (MSSPx Control 1, I2C Mode)............... 291 SSPxCON1 (MSSPx Control 1, SPI Mode) .............. 281 SSPxCON2 (MSSPx Control 2, I2C Master Mode) ............................................. 292 SSPxCON2 (MSSPx Control 2, I2C Slave Mode) ............................................... 293 SSPxMSK (I2C Slave Address Mask)....................... 293 SSPxSTAT (MSSPx Status, I2C Mode) .................... 290 SSPxSTAT (MSSPx Status, SPI Mode) ................... 280 STATUS.................................................................... 102 STKPTR (Stack Pointer) ............................................. 88 T0CON (Timer0 Control)........................................... 191 T1CON (Timer1 Control)........................................... 195 T1GCON (Timer1 Gate Control) ............................... 196 T2CON (Timer2 Control)........................................... 207 TxCON (Timerx Control, Timer3/5/7)........................ 210 TxCON (Timerx Control, Timer4/6/8/10/12).............. 222 TxGCON (Timerx Gate Control) ............................... 211 TXSTAx (Transmit Status and Control) .................... 326 WDTCON (Watchdog Timer Control) ....................... 418 WEEKDAY (Weekday Value) ................................... 231 YEAR (Year Value) ................................................... 230 RESET .............................................................................. 459 Reset................................................................................... 71 Brown-out Reset (BOR) .............................................. 71 Configuration Mismatch (CM) ..................................... 71 MCLR, During Power-Managed Modes ...................... 71 MCLR, Normal Operation ........................................... 71 Power-on Reset (POR) ............................................... 71 RESET Instruction ...................................................... 71 Stack Full .................................................................... 71 Stack Underflow.......................................................... 71 Watchdog Timer (WDT).............................................. 71 Resets .............................................................................. 401 Brown-out Reset (BOR)............................................ 401 Oscillator Start-up Timer (OST)................................ 401 Power-on Reset (POR)............................................. 401 Power-up Timer (PWRT) .......................................... 401 RETFIE ............................................................................. 460 RETLW ............................................................................. 460 RETURN........................................................................... 461 Return Address Stack......................................................... 87 Return Stack Pointer (STKPTR) ......................................... 88 Revision History................................................................ 531 RLCF ................................................................................ 461 RLNCF.............................................................................. 462 RRCF................................................................................ 462 RRNCF ............................................................................. 463 RTCC Alarm ........................................................................ 238 Configuring ....................................................... 238 Interrupt ............................................................ 239 Mask Settings ................................................... 239 Alarm Value Registers.............................................. 241 Alarm Value Registers (ALRMVAL).......................... 233 Associated Control Registers ................................... 241 Associated Value Registers...................................... 241 Control Registers...................................................... 227 Operation.................................................................. 235 Calibration ........................................................ 238 Clock Source .................................................... 236 Digit Carry Rules .............................................. 236 General Functionality........................................ 237 Leap Year ......................................................... 237 Register Mapping ............................................. 237 ALRMVAL................................................. 238 RTCVAL ................................................... 237 Safety Window for Register Reads and Writes ................................................ 237 Write Lock......................................................... 237 Register Interface ..................................................... 235 Register Maps .......................................................... 241 Reset ........................................................................ 240 Device .............................................................. 240 Power-on Reset (POR)..................................... 240 Sleep Mode .............................................................. 240 Value Registers (RTCVAL)....................................... 230 RTCEN Bit Write............................................................... 235 S SCKx ................................................................................ 279 SDIx .................................................................................. 279 SDOx ................................................................................ 279 SEC_IDLE Mode ................................................................ 61 SEC_RUN Mode................................................................. 56 Selective Peripheral Module Control .................................. 62 Serial Clock, SCKx ........................................................... 279 Serial Data In (SDIx)......................................................... 279 Serial Data Out (SDOx) .................................................... 279 Serial Peripheral Interface. See SPI Mode. SETF ................................................................................ 463 Shoot-Through Current..................................................... 273 Single Supply ICSP Programming. Slave Select (SSx)............................................................ 279 SLEEP .............................................................................. 464 Software Simulator (MPLAB SIM) .................................... 481 Special Event Trigger. See Compare (CCP Module). 2010 Microchip Technology Inc. Preliminary DS39960B-page 541 PIC18F87K22 FAMILY Special Event Trigger. See Compare (ECCP Mode). SPI Mode (MSSP)............................................................. 279 Associated Registers ................................................ 288 Bus Mode Compatibility ............................................ 287 Clock Speed, Interactions ......................................... 287 Effects of a Reset...................................................... 287 Enabling SPI I/O ....................................................... 283 Master Mode ............................................................. 284 Master/Slave Connection .......................................... 283 Operation .................................................................. 282 Operation in Power-Managed Modes ....................... 287 Serial Clock............................................................... 279 Serial Data In ............................................................ 279 Serial Data Out ......................................................... 279 Slave Mode ............................................................... 285 Slave Select .............................................................. 279 Slave Select Synchronization ................................... 285 SPI Clock .................................................................. 284 SSPxBUF Register ................................................... 284 SSPxSR Register...................................................... 284 Typical Connection ................................................... 283 SSPOV.............................................................................. 315 SSPOV Status Flag........................................................... 315 SSPxSTAT Register R/W Bit .............................................................. 294, 297 SSx.................................................................................... 279 Stack Full/Underflow Resets ............................................... 89 SUBFSR............................................................................ 475 SUBFWB........................................................................... 464 SUBLW ............................................................................. 465 SUBULNK ......................................................................... 475 SUBWF ............................................................................. 465 SUBWFB........................................................................... 466 SWAPF ............................................................................. 466 Using SOSC as a Clock Source ............................... 200 Timer2............................................................................... 207 Associated Registers ................................................ 208 Interrupt .................................................................... 208 Operation .................................................................. 207 Output ....................................................................... 208 PR2 Register ............................................................ 253 TMR2 to PR2 Match Interrupt................................... 253 Timer3/5/7......................................................................... 209 16-Bit Read/Write Mode ........................................... 214 Associated Registers ................................................ 220 Gates ........................................................................ 215 Operation .................................................................. 213 Oscillator................................................................... 209 Overflow Interrupt ............................................. 209, 219 Special Event Trigger (ECCP) .................................. 219 TMRxH Register ....................................................... 209 TMRxL Register........................................................ 209 Using SOSCO Oscillator as Clock Source ............... 214 Timer4 MSSP Clock Shift ..................................................... 222 Timer4/6/8/10/12............................................................... 221 Associated Registers ................................................ 223 Interrupt .................................................................... 222 Operation .................................................................. 221 Output ....................................................................... 222 Postscaler. See Postscaler, Timer4/6/8/10/12. Prescaler. See Prescaler, Timer4/6/8/10/12. PRx Register............................................................. 221 TMRx Register.......................................................... 221 Timing Diagrams A/D Conversion......................................................... 521 Asynchronous Reception.......................................... 339 Asynchronous Transmission..................................... 336 Asynchronous Transmission (Back-to-Back)............ 336 Automatic Baud Rate Calculation ............................. 334 Auto-Wake-up Bit (WUE) During Normal Operation.......................................................... 341 Auto-Wake-up Bit (WUE) During Sleep .................... 341 Baud Rate Generator with Clock Arbitration............. 312 BRG Overflow Sequence.......................................... 334 BRG Reset Due to SDAx Arbitration During Start Condition.................................................. 321 Brown-out Reset (BOR)............................................ 507 Bus Collision During Repeated Start Condition (Case 1)............................................ 322 Bus Collision During Repeated Start Condition (Case 2)............................................ 322 Bus Collision During Start Condition (SCLx = 0) ........................................................ 321 Bus Collision During Start Condition (SDAx Only)...................................................... 320 Bus Collision During Stop Condition (Case 1) .......... 323 Bus Collision During Stop Condition (Case 2) .......... 323 Bus Collision for Transmit and Acknowledge ........... 319 Capture/Compare/PWM ........................................... 510 CLKO and I/O ........................................................... 503 Clock Synchronization .............................................. 305 Clock/Instruction Cycle ............................................... 90 EUSART Synchronous Receive (Master/Slave) .................................................. 519 EUSART Synchronous Transmission (Master/Slave) .................................................. 519 Example SPI Master Mode (CKE = 0) ...................... 511 Example SPI Master Mode (CKE = 1) ...................... 512 T Table Pointer Operations (table) ....................................... 112 Table Reads/Table Writes................................................... 89 TBLRD .............................................................................. 467 TBLWT .............................................................................. 468 Timer0 ............................................................................... 191 Associated Registers ................................................ 193 Operation .................................................................. 192 Overflow Interrupt ..................................................... 193 Prescaler ................................................................... 193 Switching Assignment....................................... 193 Prescaler Assignment (PSA Bit) ............................... 193 Prescaler Select (T0PS2:T0PS0 Bits) ...................... 193 Reads and Writes in 16-Bit Mode ............................. 192 Source Edge Select (T0SE Bit)................................. 192 Source Select (T0CS Bit) .......................................... 192 Timer1 ............................................................................... 195 16-Bit Read/Write Mode............................................ 199 Associated Registers ................................................ 205 Clock Source Selection ............................................. 197 Gate .......................................................................... 201 Interrupt..................................................................... 200 Operation .................................................................. 197 Oscillator ................................................................... 195 SOSC Layout Considerations ........................... 200 Oscillator, as Secondary Clock ................................... 46 Resetting, Using the ECCP Special Event Trigger .................................................... 201 SOSC Oscillator ........................................................ 199 TMR1H Register ....................................................... 195 TMR1L Register ........................................................ 195 DS39960B-page 542 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY Example SPI Slave Mode (CKE = 0) ........................ 513 Example SPI Slave Mode (CKE = 1) ........................ 514 External Clock........................................................... 501 External Memory Bus for SLEEP (Extended Microcontroller Mode) ............................... 126, 128 External Memory Bus for TBLRD (Extended Microcontroller Mode) ............................... 126, 128 Fail-Safe Clock Monitor (FSCM) ............................... 423 First Start Bit Timing ................................................. 313 Full-Bridge PWM Output ........................................... 268 Half-Bridge PWM Output .................................. 266, 273 High-Voltage Detect Operation (VDIRMAG = 1)....... 381 HLVD Characteristics................................................ 508 I2C Acknowledge Sequence ..................................... 318 I2C Bus Data ............................................................. 516 I2C Bus Start/Stop Bits.............................................. 515 I2C Master Mode (7 or 10-Bit Transmission) ............ 316 I2C Master Mode (7-Bit Reception)........................... 317 I2C Slave Mode (10-Bit Reception, SEN = 0, ADMSK = 01001).............................................. 301 I2C Slave Mode (10-Bit Reception, SEN = 0) ........... 302 I2C Slave Mode (10-Bit Reception, SEN = 1) ........... 307 I2C Slave Mode (10-Bit Transmission)...................... 303 I2C Slave Mode (7-bit Reception, SEN = 0, ADMSK = 01011).............................................. 299 I2C Slave Mode (7-Bit Reception, SEN = 0) ............. 298 I2C Slave Mode (7-Bit Reception, SEN = 1) ............. 306 I2C Slave Mode (7-Bit Transmission)........................ 300 I2C Slave Mode General Call Address Sequence (7 or 10-Bit Addressing Mode) .......................... 308 I2C Stop Condition Receive or Transmit Mode ......... 318 Low-Voltage Detect Operation (VDIRMAG = 0) ....... 380 MSSP I2C Bus Data.................................................. 517 MSSP I2C Bus Start/Stop Bits .................................. 517 Parallel Slave Port (PSP) Read ................................ 189 Parallel Slave Port (PSP) Write ................................ 188 Program Memory Read............................................. 505 PWM Auto-Shutdown with Auto-Restart Enabled (PxRSEN = 1) ..................................... 272 PWM Auto-Shutdown with Firmware Restart (PxRSEN = 0) ................................................... 272 PWM Direction Change ............................................ 269 PWM Direction Change at Near 100% Duty Cycle ........................................................ 270 PWM Output ............................................................. 253 PWM Output (Active-High)........................................ 264 PWM Output (Active-Low) ........................................ 265 Repeated Start Condition.......................................... 314 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) ...... 507 Send Break Character Sequence ............................. 342 Slave Synchronization .............................................. 285 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) ............................................ 75 SPI Mode (Master Mode).......................................... 284 SPI Mode (Slave Mode, CKE = 0) ............................ 286 SPI Mode (Slave Mode, CKE = 1) ............................ 286 Steering Event at Beginning of Instruction (STRSYNC = 1) ................................................ 276 Steering Event at End of Instruction (STRSYNC = 0) ................................................ 276 Synchronous Reception (Master Mode, SREN) ....... 345 Synchronous Transmission....................................... 343 Synchronous Transmission (Through TXEN) ........... 344 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 .......................................... 75 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 .......................................... 75 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) ........................... 74 Timer Pulse Generation............................................ 240 Timer0 and Timer1 External Clock ........................... 509 Timer1 Gate Count Enable Mode............................. 202 Timer1 Gate Single Pulse Mode............................... 204 Timer1 Gate Single Pulse/Toggle Combined Mode ............................................... 205 Timer1 Gate Toggle Mode........................................ 203 Timer3/5/7 Gate Count Enable Mode....................... 215 Timer3/5/7 Gate Single Pulse Mode......................... 217 Timer3/5/7 Gate Single Pulse/Toggle Combined Mode ............................................... 218 Timer3/5/7 Gate Toggle Mode.................................. 216 Transition for Entry to Idle Mode ................................ 61 Transition for Entry to SEC_RUN Mode ..................... 57 Transition for Entry to Sleep Mode ............................. 60 Transition for Two-Speed Start-up (INTOSC to HSPLL) ......................................... 421 Transition for Wake from Idle to Run Mode................ 61 Transition for Wake from Sleep (HSPLL) ................... 60 Transition from RC_RUN Mode to PRI_RUN Mode.................................................. 59 Transition from SEC_RUN Mode to PRI_RUN Mode (HSPLL) ................................... 57 Transition to RC_RUN Mode...................................... 59 Timing Diagrams and Specifications Capture/Compare/PWM Requirements.................... 510 CLKO and I/O Requirements............................ 503, 505 EUSART Synchronous Receive Requirements ................................................... 519 EUSART Synchronous Transmission Requirements ................................................... 519 Example SPI Mode Requirements (Master Mode, CKE = 0)........................................................... 511 Example SPI Mode Requirements (Master Mode, CKE = 1)........................................................... 512 Example SPI Mode Requirements (Slave Mode, CKE = 0)........................................................... 513 Example SPI Slave Mode Requirements (CKE = 1).......................................................... 514 External Clock Requirements ................................... 501 HLVD Characteristics ............................................... 508 I2C Bus Data Requirements (Slave Mode) ............... 516 I2C Bus Start/Stop Bits Requirements (Slave Mode) .................................................... 515 Internal RC Accuracy (INTOSC)............................... 502 MSSP I2C Bus Data Requirements .......................... 518 MSSP I2C Bus Start/Stop Bits Requirements........... 517 PLL Clock ................................................................. 502 Program Memory Write Requirements ..................... 506 Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out Reset Requirements......................................... 507 Timer0 and Timer1 External Clock Requirements ......................................... 509 Top-of-Stack Access........................................................... 87 TSTFSZ ............................................................................ 469 2010 Microchip Technology Inc. Preliminary DS39960B-page 543 PIC18F87K22 FAMILY Two-Speed Start-up .................................................. 401, 421 IESO (CONFIG1H, Internal/External Oscillator Switchover Bit ................................................... 404 Two-Word Instructions Example Cases........................................................... 91 TXSTAx Register BRGH Bit .................................................................. 329 W Watchdog Timer (WDT)............................................ 401, 417 Associated Registers ................................................ 418 Control Register........................................................ 418 During Oscillator Failure ........................................... 422 Programming Considerations ................................... 417 WCOL ....................................................... 313, 314, 315, 318 WCOL Status Flag.................................... 313, 314, 315, 318 WWW Address ................................................................. 544 WWW, On-Line Support ....................................................... 8 U Ultra Low-Power Wake-up Exit Delay .................................................................... 69 Overview ..................................................................... 68 X XORLW............................................................................. 469 XORWF ............................................................................ 470 V Voltage Reference Specifications ..................................... 498 DS39960B-page 544 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY THE MICROCHIP WEB SITE Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information: * Product Support - Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software * General Technical Support - Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing * Business of Microchip - Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives CUSTOMER SUPPORT Users of Microchip products can receive assistance through several channels: * * * * * Distributor or Representative Local Sales Office Field Application Engineer (FAE) Technical Support Development Systems Information Line Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document. Technical support is available through the web site at: http://support.microchip.com CUSTOMER CHANGE NOTIFICATION SERVICE Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest. To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions. 2010 Microchip Technology Inc. Preliminary DS39960B-page 545 PIC18F87K22 FAMILY READER RESPONSE It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150. Please list the following information, and use this outline to provide us with your comments about this document. To: RE: Technical Publications Manager Reader Response Total Pages Sent ________ From: Name Company Address City / State / ZIP / Country Telephone: (_______) _________ - _________ Application (optional): Would you like a reply? Y N Literature Number: DS39960B FAX: (______) _________ - _________ Device: PIC18F87K22 Family Questions: 1. What are the best features of this document? 2. How does this document meet your hardware and software development needs? 3. Do you find the organization of this document easy to follow? If not, why? 4. What additions to the document do you think would enhance the structure and subject? 5. What deletions from the document could be made without affecting the overall usefulness? 6. Is there any incorrect or misleading information (what and where)? 7. How would you improve this document? DS39960B-page 546 Preliminary 2010 Microchip Technology Inc. PIC18F87K22 FAMILY PRODUCT IDENTIFICATION SYSTEM To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office. PART NO. Device X Temperature Range /XX Package XXX Pattern Examples: a) b) Device(1,2) PIC18F65K22(1), PIC18F66K22(1), PIC18F67K22(2), PIC18F85K22(2) VDD range 4.2V to 5.5V PIC18F66K22(1), PIC18F87K22(1) VDD range 1.8V to 5.5V I = -40C to +85C (Industrial) E = -40C to +125C (Extended) PT = TQFP (Thin Quad Flatpack) MR = QFN (Plastic Quad Flat, No Lead) QTP, SQTP, RSL, Code or Special Requirements (blank otherwise) Note 1: F LF 2: T = Standard Voltage Range = Wide Voltage Range PIC18F87K22-I/MR 301 = Industrial temperature, QFN package, Extended VDD limits, QTP pattern #301. PIC18F87K22T-I/PT = Industrial temperature, TQFP package, Extended VDD limits. Temperature Range Package Pattern = In tape and reel PLCC and TQFP packages only 3: RSL = Silicon Revision A3 2010 Microchip Technology Inc. Preliminary DS39960B-page 547 WORLDWIDE SALES AND SERVICE AMERICAS Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455 Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088 Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075 Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643 Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924 Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260 Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387 Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445 Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509 ASIA/PACIFIC Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104 China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889 China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500 China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431 China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205 China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066 China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393 China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760 China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118 China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256 China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130 China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049 ASIA/PACIFIC India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123 India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632 India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513 Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302 Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934 Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859 Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068 Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820 01/05/10 DS39960B-page 548 Preliminary 2010 Microchip Technology Inc. |
Price & Availability of PIC18F87K22
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |