View ISL9008AIETZ-T_4899589.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

(R)
ISL9008A
Data Sheet March 11, 2008 FN6300.4
Low Noise LDO with Low IQ, High PSRR
ISL9008A is a high performance single low noise, high PSRR LDO that delivers a continuous 150mA of load current. It has a low standby current and is stable with 1F of MLCC output capacitance with an ESR of up to 200m. The ISL9008A has a high PSRR of 65dB and output noise less than 45VRMS. When coupled with a no load quiescent current of 46A (typical), and 0.5A shutdown current, the ISL9008A is an ideal choice for portable wireless equipment. The ISL9008A comes in several fixed voltage options with 1.8% output voltage accuracy over-temperature, line and load. Other output voltage options may be available upon request.
Features
* High performance LDO with 150mA continuous output * Excellent transient response to large current steps * Excellent load regulation: <0.1% voltage change across full range of load current * High PSRR: 65dB @ 1kHz * Wide input voltage capability: 2.3V to 6.5V * Very low quiescent current: 46A * Low dropout voltage: typically 200mV @ 150mA * Low output noise: typically 45VRMS @ 100A (1.5V) * Stable with 1F to 4.7F ceramic capacitors * Shutdown pin turns off LDO with 1A (max) standby current * Soft-start limits input current surge during enable * Current limit and overheat protection
Pinouts
ISL9008A (5 LD SC-70) TOP VIEW
VIN GND EN 1 2 3 4 NC 5 VO
* 1.8% accuracy over all operating conditions * 5 Ld SC-70 package or 6 Ld TDFN package * -40C to +85C operating temperature range * Pb-free (RoHS compliant)
Applications
ISL9008A (6 LD 1.6x1.6 TDFN) TOP VIEW
VO GND NC 1 2 3 6 5 4 VIN NC EN
* PDAs, cell phones and smart phones * Portable instruments, MP3 players * Handheld devices including medical handhelds
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright (c) Intersil Americas Inc. 2006, 2007, 2008. All Rights Reserved. All other trademarks mentioned are the property of their respective owners.
ISL9008A Ordering Information
PART NUMBER (Note 4) ISL9008AIENZ-T (Note 2) ISL9008AIEMZ-T (Note 2) ISL9008AIEKZ-T (Note 2) ISL9008AIEJZ-T (Note 2) ISL9008AIEHZ-T (Note 2) ISL9008AIEFZ-T (Note 2) ISL9008AIETZ-T (Note 2) ISL9008AIECZ-T (Note 2) ISL9008AIEBZ-T (Note 2) ISL9008AIRUBZ-T (Note 3) ISL9008AIRUCZ-T (Note 3) ISL9008AIRUFZ-T (Note 3) ISL9008AIRUHZ-T (Note 3) ISL9008AIRUJZ-T (Note 3) ISL9008AIRUKZ-T (Note 3) ISL9008AIRUMZ-T (Note 3) ISL9008AIRUNZ-T (Note 3) NOTES: 1. For other output voltages, contact Intersil Marketing. 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. 3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. 4. Please refer to TB347 for details on reel specifications. CBV CBT CBS CBR CBP CBN CDW CBM CBL P Q R S T V W Y PART MARKING VO VOLTAGE (V) (Note 1) 3.3 3.0 2.85 2.8 2.75 2.5 1.9 1.8 1.5 1.5 1.8 2.5 2.75 2.8 2.85 3.0 3.3 TEMP. RANGE (C) -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 PACKAGE 5 Ld SC-70 5 Ld SC-70 5 Ld SC-70 5 Ld SC-70 5 Ld SC-70 5 Ld SC-70 5 Ld SC-70 5 Ld SC-70 5 Ld SC-70 6 Ld TDFN 6 Ld TDFN 6 Ld TDFN 6 Ld TDFN 6 Ld TDFN 6 Ld TDFN 6 Ld TDFN 6 Ld TDFN PKG. DWG. # P5.049 P5.049 P5.049 P5.049 P5.049 P5.049 P5.049 P5.049 P5.049 L6.1.6x1.6A L6.1.6x1.6A L6.1.6x1.6A L6.1.6x1.6A L6.1.6x1.6A L6.1.6x1.6A L6.1.6x1.6A L6.1.6x1.6A
2
FN6300.4 March 11, 2008
ISL9008A
Absolute Maximum Ratings
Supply Voltage (VIN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +7.1V VO Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +3.6V All Other Pins . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to (VIN+0.3V)
Thermal Information
Thermal Resistance JA (C/W) 5 Ld SC-70 Package (Note 5) . . . . . . . . . . . . . . . . . 231 6 Ld TDFN Package (Note 6) . . . . . . . . . . . . . . . . 125 Junction Temperature Range . . . . . . . . . . . . . . . . .-40C to +125C Operating Temperature Range . . . . . . . . . . . . . . . . .-40C to +85C Storage Temperature Range . . . . . . . . . . . . . . . . . .-65C to +150C Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp
Recommended Operating Conditions
Ambient Temperature Range (TA) . . . . . . . . . . . . . . .-40C to +85C Supply Voltage (VIN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.3 to 6.5V
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.
NOTES: 5. JA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details. 6. JA is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
Electrical Specifications
Unless otherwise noted, all parameters are established over the operational supply voltage and temperature range of the device as follows: TA = -40C to +85C; VIN = (VO + 0.5V) to 6.5V with a minimum VIN of 2.3V; CIN = 1F; CO = 1F. SYMBOL TEST CONDITIONS MIN (Note 9) TYP MAX (Note 9) UNITS
PARAMETER DC CHARACTERISTICS Supply Voltage Ground Current Shutdown Current UVLO Threshold
VIN IDD IDDS VUV+ VUVQuiescent condition: IO = 0A
2.3 46 0.5 1.9 1.6 Initial accuracy at VIN = VO + 0.5V, IO = 10mA, TJ = +25C VIN = VO + 0.5V to 6.5V, IO = 10A to150mA, TJ = +25C VIN = VO + 0.5V to 6.5V, IO = 10A to 150mA, TJ = -40C to +125C -0.7 -0.8 -1.8 150 175 IO = 150mA; VO < 2.5V IO = 150mA; 2.5V VO 2.8V IO = 150mA; 2.8V < VO 265 300 250 200 140 110 2.1 1.8
6.5 66 1.2 2.3 2.0 +0.7 +0.8 +1.8
V A A V V % % % mA
Regulation Voltage Accuracy
Maximum Output Current Internal Current Limit Drop-out Voltage (Note 8)
IMAX ILIM VDO1 VDO2 VDO3
Continuous
355 500 400 325
mA mV mV mV C C
Thermal Shutdown Temperature AC CHARACTERISTICS Ripple Rejection (Note 7)
TSD+ TSD-
IO = 10mA, VIN = 2.8V(min), VO = 1.8V @ 1kHz @ 10kHz @ 100kHz 65 45 35 dB dB dB
Output Noise Voltage (Note 7)
VO = 1.5V, TA = +25C BW = 10Hz to 100kHz, IO = 100A BW = 10Hz to 100kHz, IO = 10mA 45 65 VRMS VRMS
DEVICE START-UP CHARACTERISTICS Device Enable Time LDO Soft-start Ramp Rate tEN tSSR Time from assertion of the ENx pin to when the output voltage reaches 95% of the VO(nom) Slope of linear portion of LDO output voltage ramp during start-up 250 30 500 60 s s/V
3
FN6300.4 March 11, 2008
ISL9008A
Electrical Specifications
Unless otherwise noted, all parameters are established over the operational supply voltage and temperature range of the device as follows: TA = -40C to +85C; VIN = (VO + 0.5V) to 6.5V with a minimum VIN of 2.3V; CIN = 1F; CO = 1F. (Continued) SYMBOL TEST CONDITIONS MIN (Note 9) TYP MAX (Note 9) UNITS
PARAMETER EN PIN CHARACTERISTICS Input Low Voltage Input High Voltage Input Leakage Current Pin Capacitance NOTES:
VIL VIH IIL, IIH CPIN Informative
-0.3 1.4
0.4 VIN + 0.3 0.1 5
V V A pF
7. Limits established by characterization and are not production tested. 8. VOx = 0.98*VOx(NOM); Valid for VOx greater than 1.85V. 9. Parts are 100% tested at +25C. Temperature limits established by characterization and are not production tested.
Typical Performance Curves
0.8 0.6 OUTPUT VOLTAGE, VO (%) 0.4 +25C 0.2 0.0 -0.2 +85C -0.4 -0.6 -40C -0.8 3.4 3.8 4.2 4.6 5.0 5.4 5.8 6.2 6.6 -0.4 3.3 3.8 4.3 4.8 5.3 5.8 6.3 VO = 3.3V ILOAD = 0mA OUTPUT VOLTAGE CHANGE (%) 0.2 VO = 3.3V +25C 0.1 IO = 0mA 0.0
-0.1 IO = 75mA -0.2 IO = 150mA
-0.3
INPUT VOLTAGE (V)
INPUT VOLTAGE (V)
FIGURE 1. OUTPUT VOLTAGE vs INPUT VOLTAGE (3.3V OUTPUT)
FIGURE 2. OUTPUT VOLTAGE CHANGE (%) vs INPUT VOLTAGE (3.3V OUTPUT)
1.0 0.8 OUTPUT VOLTAGE CHANGE (%) 0.6 0.4 0.2 0.0 -0.2 -0.4 -0.6 -0.8 -1.0 0 25 50 75 100 125 150 175 +25C -40C VIN = 3.8V VO = 3.3V OUTPUT VOLTAGE (%)
0.10 0.08 0.06 0.04 0.02 0.00 -0.02 IO = 150mA -0.04 -0.06 -0.08 -0.10 -40 -25 0 25 TEMPERATURE (C) 55 85 IO = 75mA IO = 0mA VIN = 3.8V VO = 3.3V
+85C
LOAD CURRENT - IO (mA)
FIGURE 3. OUTPUT VOLTAGE vs LOAD CURRENT
FIGURE 4. OUTPUT VOLTAGE vs TEMPERATURE
4
FN6300.4 March 11, 2008
ISL9008A Typical Performance Curves (Continued)
3.4 3.3 3.2 OUTPUT VOLTAGE, VO (V) 3.1 3.0 2.9 2.8 2.7 2.6 2.5 2.4 2.3 2.6 3.1 3.6 4.1 4.6 5.1 5.6 6.1 6.6 2.3 2.5 3.0 3.5 4.0 4.5 5.0 5.5 IO = 0mA IO = 75mA IO = 150mA VO = 3.3V +25C OUTPUT VOLTAGE, VO (V) 2.8 2.9
2.7 IO = 0mA IO = 75mA IO = 150mA
2.6
2.5
2.4 VO = 2.8V +25C 6.0 6.5
INPUT VOLTAGE (V)
INPUT VOLTAGE (V)
FIGURE 5. DROPOUT VOLTAGE vs INPUT VOLTAGE (3.3V OUTPUT)
FIGURE 6. DROPOUT VOLTAGE vs INPUT VOLTAGE (2.8V OUTPUT)
250
225 VO = 3.3V 200
DROP OUT VOLTAGE, VDO (mV)
200
DROP OUT VOLTAGE, VDO (mV)
175 150 125 100 -40C 75 50 25 +25C +85C
150 VO = 2.8V 100 VO = 3.3V
50
0
0
25
50
75
100
125
150
175
0
0
25
50
75
100
125
150
175
OUTPUT LOAD (mA)
OUTPUT LOAD (mA)
FIGURE 7. DROPOUT VOLTAGE vs LOAD CURRENT
FIGURE 8. DROPOUT VOLTAGE vs LOAD CURRENT
90
140 120 +85C GROUND CURRENT (A) 100 -40C 80 +85C 60 40 20 0 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 0 25 50 75 100 125 150 175 INPUT VOLTAGE (V) LOAD CURRENT (mA) +25C
75 GROUND CURRENT (A)
60
45 +25C 30 -40C
15 VO = 3.3V IO = 0A 0 1.5
VIN = 3.8V VO = 3.3V
FIGURE 9. GROUND CURRENT vs INPUT VOLTAGE
FIGURE 10. GROUND CURRENT vs LOAD
5
FN6300.4 March 11, 2008
ISL9008A Typical Performance Curves (Continued)
115 105 GROUND CURRENT (A) 95 85 75 65 55 45 IL = 0mA 35 -40 -30 -20 -10 0 10 20 30 40 50 TEMPERATURE (C) 60 70 80 90 IL = 75mA VIN = 3.8V VO = 3.3V VEN (V) VO(V) IL = 150mA 3 2 1 0 5 0 VIN = 5.0V VO = 3.3V IL = 150mA CL = 1F
0
100
200
300
400
500
600
700
800
900 1000
TIME (s)
FIGURE 11. GROUND CURRENT vs TEMPERATURE
FIGURE 12. TURN ON/TURN OFF RESPONSE
VO = 3.3V ILOAD = 150mA CLOAD = 1F CBYP = 0.01F 4.3V 3.6V 4.2V 3.5V
VO = 2.8V ILOAD = 150mA CLOAD = 1F CBYP = 0.01F
10mV/DIV
10mV/DIV
400s/DIV
400s/DIV
FIGURE 13. LINE TRANSIENT RESPONSE, 3.3V OUTPUT
FIGURE 14. LINE TRANSIENT RESPONSE, 2.8V OUTPUT
80 VO = 3.3V VIN = 3.8V 60 PSRR (dB) ILOAD 100mA 50 40 30 VO (10mV/DIV) 20 VIN = 3.9V VO = 1.8V CLOAD = 1F 10 0.1k 1k 50mA 10mA 70
100A
1.0 ms/DIV
10k FREQUENCY (Hz)
100k
1M
FIGURE 15. LOAD TRANSIENT RESPONSE
FIGURE 16. PSRR vs FREQUENCY
6
FN6300.4 March 11, 2008
ISL9008A Typical Performance Curves (Continued)
2.000 SPECTRAL NOISE DENSITY (V/Hz) 1.000
0.100
10mA
0.010
VIN = 3.9V VO = 1.8V CIN = 1F CLOAD = 1F 100 1k 10k FREQUENCY (Hz)
100A
0.001 10
100k
1M
FIGURE 17. SPECTRAL NOISE DENSITY vs FREQUENCY
Pin Description
5 LD SC-70 PIN NUMBER 5 2 4 3 1 6 LD TDFN PIN NUMBER 1 2 3 and 5 4 6 PIN NAME VO GND NC EN VIN DESCRIPTION LDO Output. Connect a 1F capacitor of value to GND GND is the connection to system ground. Connect to PCB Ground plane. No connect. Output Enable. When this signal goes high, the LDO is turned on. Supply Voltage/LDO Input. Connect a 1F capacitor to GND.
Typical Application
ISL9008A VIN (2.3 TO 5V) ON ENABLE OFF 3 1 2 VIN GND EN NC 4 VO 5 VOUT
C1
C2 C1, C2: 1F X5R CERAMIC CAPACITOR
VOUT
1 2 3
ISL9008A (TDFN) 6 VO VIN GND NC NC EN 5
VIN (2.3 TO 5V) ON
4
ENABLE OFF
C2
C1
C1, C2: 1F X5R CERAMIC CAPACITOR
7
FN6300.4 March 11, 2008
ISL9008A Block Diagram
VIN VO
UVLO
CONTROL LOGIC
SHORT CIRCUIT, THERMAL PROTECTION, SOFT-START
GND
+ -
SD 1.0V 0.94V 0.9V GND
BANDGAP AND TEMPERATURE SENSOR
VOLTAGE AND REFERENCE GENERATOR
Functional Description
The ISL9008A contains all circuitry required to implement a high performance LDO. High performance is achieved through a circuit that delivers fast transient response to varying load conditions. In a quiescent condition, the ISL9008A adjusts its biasing to achieve the lowest standby current consumption. The device also integrates current limit protection, smart thermal shutdown protection, and soft-start. Smart Thermal shutdown protects the device against overheating. Soft-start minimizes start-up input current surges without causing excessive device turn-on time.
Reference Generation
The reference generation circuitry includes a trimmed bandgap, a trimmed voltage reference divider, a trimmed current reference generator, and an RC noise filter. The bandgap generates a zero temperature coefficient (TC) voltage for the regulator reference and other voltage references required for current generation and over-temperature detection. A current generator provides references required for adaptive biasing as well as references for LDO output current limit and thermal shutdown determination.
LDO Regulation and Programmable Output Divider
The LDO Regulator is implemented with a high-gain operational amplifier driving a PMOS pass transistor. The design of the ISL9008A provides a regulator that has low quiescent current, fast transient response, and overall stability across all operating and load current conditions. LDO stability is guaranteed for a 1F to 4.7F output capacitor that has a tolerance better than 20% and ESR less than 200m. The design is performance-optimized for a 1F capacitor. Unless limited by the application, use of an output capacitor value above 4.7F is not recommended as LDO performance improvement is minimal. Soft-start circuitry integrated into each LDO limits the initial ramp-up rate to about 30s/V to minimize current surge. The ISL9008A provides short-circuit protection by limiting the output current to about 265mA (typ). The LDO uses an independently trimmed 1V reference as its input. An internal resistor divider drops the LDO output voltage down to 1V. This is compared to the 1V reference for regulation. The resistor division ratio is programmed in the factory.
Power Control
The ISL9008A has an enable pin, EN, to control power to the LDO output. When EN is low, the device is in shutdown mode. In this condition, all on-chip circuits are off, and the device draws minimum current, typically less than 0.3A. When the EN pin goes high, the device first polls the output of the UVLO detector to ensure that VIN voltage is at least 2.1V (typical). Once verified, the device initiates a start-up sequence. During the start-up sequence, trim settings are first read and latched. Then, sequentially, the bandgap, reference voltage and current generation circuitry turn on. Once the references are stable, the LDO powers up. During operation, whenever the VIN voltage drops below about 1.84V, the ISL9008A immediately disables the LDO output. When VIN rises back above 2.1V (assuming the EN pin is high), the device re-initiates its start-up sequence and LDO operation resumes automatically.
8
FN6300.4 March 11, 2008
ISL9008A
Overheat Detection
The bandgap outputs a proportional-to-temperature current that is indicative of the temperature of the silicon. This current is compared with references to determine if the device is in danger of damage due to overheating. When the die temperature reaches about +140C, the LDO momentarily shuts down until the die cools sufficiently. In the overheat condition, if the LDO sources more than 50mA it will be shut off. Once the die temperature falls back below about +110C, the disabled LDO is re-enabled and soft-start automatically takes place.
9
FN6300.4 March 11, 2008
ISL9008A Ultra Thin Dual Flat No-Lead Plastic Package (UTDFN)
E 6 4 A A B
L6.1.6x1.6A
6 LEAD ULTRA THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE MILLIMETERS SYMBOL MIN 0.45 NOMINAL 0.50 0.127 REF 0.15 1.55 0.40 1.55 0.95 0.20 1.60 0.45 1.60 1.00 0.50 BSC 0.25 0.30 0.35 0.25 1.65 0.50 1.65 1.05 MAX 0.55 0.05 NOTES 4 4 Rev. 1 6/06 NOTES: 1. Dimensions are in mm. Angles in degrees. 2. Coplanarity applies to the exposed pad as well as the terminals. Coplanarity shall not exceed 0.08mm. 3. Warpage shall not exceed 0.10mm. 4. Package length/package width are considered as special characteristics. 5. JEDEC Reference MO-229.
PIN 1 REFERENCE 2X 0.15 C 1 2X 0.15 C TOP VIEW e 1.00 REF 4 6 3
D
A A1 A3
A1
b D D2
L D2 CO.2 DAP SIZE 1.30 x 0.76
E E2 e L
3 E2
1
b 6X 0.10 M C A B
BOTTOM VIEW
DETAIL A 0.10 C 6X 0.08 C A3 SIDE VIEW C SEATING PLANE
6. For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.
0.1270.008 0.127 +0.058 -0.008 TERMINAL THICKNESS A1 DETAIL A 0.25 0.50
1.00
0.45
1.00 2.00
0.30
1.25
LAND PATTERN
6
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com 10
FN6300.4 March 11, 2008
ISL9008A Small Outline Transistor Plastic Packages (SC70-5)
D
P5.049
VIEW C
e1
5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE INCHES MILLIMETERS MIN 0.80 0.00 0.80 0.15 0.15 0.08 0.08 1.85 1.80 1.15 MAX 1.10 0.10 1.00 0.30 0.25 0.22 0.20 2.15 2.40 1.35 6 6 3 3 4 5 0.25 Rev. 3 7/07 NOTES SYMBOL A MIN 0.031 0.000 0.031 0.006 0.006 0.003 0.003 0.073 0.071 0.045 MAX 0.043 0.004 0.039 0.012 0.010 0.009 0.009 0.085 0.094 0.053
5 E 1 2 3
4 C L C L E1
A1 A2 b b1 c c1
C
e
C L 0.20 (0.008) M C L C
b
D E E1
A
A2
A1
SEATING PLANE -C-
e e1 L L1
0.0256 Ref 0.0512 Ref 0.010 0.018 0.017 Ref. 0.006 BSC 0o 5 0.004 0.004 0.010 8o
0.65 Ref 1.30 Ref 0.26 0.46 0.420 Ref. 0.15 BSC 0o 5 0.10 0.15 8o
0.10 (0.004) C
L2
WITH PLATING c
b b1 c1
N R R1 NOTES:
BASE METAL
1. Dimensioning and tolerances per ASME Y14.5M-1994. 2. Package conforms to EIAJ SC70 and JEDEC MO-203AA. 3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs.
4X 1 R1 R GAUGE PLANE SEATING PLANE L C 4X 1 VIEW C 0.4mm L1
4. Footlength L measured at reference to gauge plane. 5. "N" is the number of terminal positions. 6. These Dimensions apply to the flat section of the lead between 0.08mm and 0.15mm from the lead tip. 7. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.
L2
0.75mm
2.1mm
0.65mm TYPICAL RECOMMENDED LAND PATTERN
11
FN6300.4 March 11, 2008

▲Up To Search▲

Price & Availability of ISL9008AIETZ-T

	To Download ISL9008AIETZ-T Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .