View AS4C4M4F1Q-50TC_356907.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

August 2001
$6&0)4
9 0 ; &026 4XDG&$6 '5$0 IDVWSDJH PRGH )HDWXUHV
* Organization: 4,194,304 words x 4 bits * High speed - 50/60 ns RAS access time - 25/30 ns column address access time - 12/15 ns CAS access time * Low power consumption - Active: 495 mW max - Standby: 5.5 mW max, CMOS I/O * Fast page mode * Refresh - 2048 refresh cycles, 32 ms refresh interval for AS4C4M4F1Q - RAS-only or CAS-before-RAS refresh * TTL-compatible, three-state I/O * 4 separate CAS pins allow for separate I/O operation * JEDEC standard package - 300 mil, 28-pin SOJ - 300 mil, 28-pin TSOP * Latch-up current 200 mA * ESD protection 2000 V
3LQ DUUDQJHPHQW
629&& ,2 ,2 :( 5$6 1& &$6 &$6 $ $ $ $ $ 9&& *1' ,2 ,2 &$6 2( $ &$6 1& $ $ $ $ $ *1' 9&& ,2 ,2 :( 5$6 1& &$6 &$6 $ $ $ $ $ 9&&
7623
*1' ,2 ,2 &$6 2( $ &$6 1& $ $ $ $ $ *1'
3LQ GHVLJQDWLRQ
Pin(s) A0 to A11 RAS CAS0 to CAS3 WE I/O0 to I/O3 OE VCC GND Description Address inputs Row address strobe Column address strobe Write enable Input/output Output enable Power Ground
AS4C4M4F1Q

6HOHFWLRQ JXLGH
Symbol Maximum RAS access time Maximum column address access time Maximum CAS access time Maximum output enable (OE) access time Minimum read or write cycle time Minimum fast page mode cycle time Maximum operating current Maximum CMOS standby current tRAC tCAA tCAC tOEA tRC tPC ICC1 ICC5 AS4C4M4F1Q-50 50 25 12 13 85 20 135 2.0 AS4C4M4F1Q-60 60 30 15 15 100 24 120 2.0 Unit ns ns ns ns ns ns mA mA
3/22/02; v.1.3
Alliance Semiconductor
AS4C4M4F1Q
P. 1 of 14
&RS\ULJKW $OOLDQFH 6HPLFRQGXFWRU $OO ULJKWV UHVHUYHG
$6&0)4
)XQFWLRQDO GHVFULSWLRQ
The AS4C4M4F1Q is a high performance 16-megabit CMOS Dynamic Random Access Memory (DRAM) device that is organized as 4,194,304 words x 4 bits. The device is fabricated using advanced CMOS technology and innovative design techniques resulting in high speed, extremely low power and wide operating margins at component and system levels. The Alliance 16Mb DRAM family is optimized for use as main memory in PCs, workstations, routers and switch applications. The device features a high speed page mode operation where read and write operations within a single row (or page) can be executed at very high speed by toggling column addresses within that row. Row and column addresses are alternately latched into input buffers using the falling edge of RAS and CAS inputs respectively. Four individual CAS pins allow for separate I/O operation which enables the device to operate in parity mode. Also, RAS is used to make the column address latch transparent, enabling application of column addresses prior to CAS assertion. Refresh on the 2048 address combinations of A0 to A10 must be performed every 32 ms using: * RAS-only refresh: RAS is asserted while CAS is held high. Each of the 2048 rows must be strobed. Outputs remain high impedence. * Hidden refresh: CAS is held low while RAS is toggled. Refresh address is generated internally. Outputs remain low impedence with previous valid data. * CAS-before-RAS refresh (CBR): CAS is asserted prior to RAS. Refresh address is generated internally. Outputs are high-impedence (OE and WE are don't care). * Normal read or write cycles refresh the row being accessed. The AS4C4M4F1Q is available in the standard 28-pin plastic SOJ and 28-pin plastic TSOP packages. The AS4C4M4F1Q operates with a single power supply of 5V 0.5V and provides TTL compatible inputs and outputs.
/RJLF EORFN GLDJUDP IRU . UHIUHVK
*1' 5$6
5$6 FORFN JHQHUDWRU
5HIUHVK FRQWUROOHU
9&&
&ROXPQ GHFRGHU 6HQVH DPS
'DWD ,2 EXIIHUV
,2 WR ,2
&$6
&$6 FORFN JHQHUDWRU
:(
:( FORFN JHQHUDWRU
$ $ $ $ $ $ $ $ $ $ $
2( $GGUHVV EXIIHUV 5RZ GHFRGHU i $UUD\
6XEVWUDWH ELDV JHQHUDWRU
5HFRPPHQGHG RSHUDWLQJ FRQGLWLRQV
Parameter Supply voltage Input voltage Ambient operating temperature Symbol VCC GND VIH VIL TA Min 4.5 0.0 2.4 -0.5 0 Nominal 5.0 0.0 - - Max 5.5 0.0 VCC 0.8 70 Unit V V V V C
V min -3.0V for pulse widths less than 5 ns. Recommended operating conditions apply throughout this document unlesss otherwise specified. IL
3/22/02; v.1.3
Alliance Semiconductor
P. 2 of 14
$6&0)4
$EVROXWH PD[LPXP UDWLQJV
Parameter Input voltage Input voltage (DQs) Power supply voltage Storage temperature (plastic) Soldering temperature x time Power dissipation Short circuit output current Symbol Vin VDQ VCC TSTG TSOLDER PD Iout Min -1.0 -1.0 -1.0 -55 - - - Max +7.0 VCC + 0.5 +7.0 +150 260 x 10 1 50
oC
Unit V V V C x sec W mA
'& HOHFWULFDO FKDUDFWHULVWLFV
-50 Parameter Symbol Test conditions 0V Vin +5.5V, Pins not under test = 0V DOUT disabled, 0V Vout +5.5V RAS, CAS Address cycling; tRC=min RAS = CAS VIH RAS cycling, CAS VIH, tRC = min of RAS low after XCAS low. RAS = VIL, CAS, address cycling: tHPC = min RAS = CAS = VCC - 0.2V IOUT = -5.0 mA IOUT = 4.2 mA RAS, CAS cycling, tRC = min Min -5 -5 - - Max +5 +5 135 2.0 Min -5 -5 - - -60 Max +5 +5 120 2.0 Unit A A mA mA 1,2 Notes
Input leakage current IIL Output leakage current Operating power supply current TTL standby power supply current IOL ICC1 ICC2
Average power supply current, RAS refresh ICC3 mode or CBR Fast page mode average power supply ICC4 current CMOS standby power ICC5 supply current Output voltage CAS before RAS refresh current VOH VOL ICC6
-
120
-
110
mA
1
-
130
-
120
mA
1, 2
- 2.4 - -
2.0 - 0.4 120
- 2.4 - -
2.0 - 0.4 110
mA V V mA
3/22/02; v.1.3
Alliance Semiconductor
P. 3 of 14
$6&0)4
$& SDUDPHWHUV FRPPRQ WR DOO ZDYHIRUPV
-50 Symbol Parameter tRC tRP tRAS tCAS tRCD tRAD tRSH tCSH tCRP tASR tRAH tT tREF tCP tRAL tASC tCAH Random read or write cycle time RAS precharge time RAS pulse width CAS pulse width RAS to CAS delay time RAS to column address delay time CAS to RAS hold time RAS to CAS hold time CAS to RAS precharge time Row address setup time Row address hold time Transition time (rise and fall) Refresh period CAS precharge time Column address to RAS lead time Column address setup time Column address hold time Min 80 30 50 8 15 12 10 40 5 0 8 1 - 8 25 0 8 Max - - 10K 10K 35 25 - - - - - 50 32 - - - Min 100 40 60 10 15 12 10 50 5 0 10 1 - 10 30 0 10 -60 Max - - 10K 10K 43 30 - - - - - 50 32 - - - - Unit ns ns ns ns ns ns ns ns ns ns ns ns ms ns ns ns ns 4,5 16 6 7 Notes
5HDG F\FOH
-50 Symbol Parameter tRAC tCAC tAA tRCS tRCH tRRH Access time from RAS Access time from CAS Access time from address Read command setup time Read command hold time to CAS Read command hold time to RAS Min - - - 0 0 0 Max 50 12 25 - - - Min - - - 0 0 0 -60 Max 60 15 30 - - - Unit ns ns ns ns ns ns 9 9 Notes 6 6,13 7,13
3/22/02; v.1.3
Alliance Semiconductor
P. 4 of 14
$6&0)4
:ULWH F\FOH
-50 Symbol Parameter tWCS tWCH tWP tRWL tCWL tDS tDH Write command setup time Write command hold time Write command pulse width Write command to RAS lead time Write command to CAS lead time Data-in setup time Data-in hold time Min 0 10 10 10 8 0 8 Max - - - - - - - Min 0 10 10 10 10 0 10 -60 Max - - - - - - - Unit ns ns ns ns ns ns ns 12 12 Notes 11 11
5HDGPRGLI\ZULWH F\FOH
-50 Symbol Parameter tRWC tRWD tCWD tAWD Read-write cycle time RAS to WE delay time CAS to WE delay time Column address to WE delay time Min 113 67 32 42 Max - - - - Min 135 77 35 47 -60 Max - - - - Unit ns ns ns ns 11 11 11 Notes
5HIUHVK F\FOH
-50 Symbol Parameter tCSR tCHR tRPC tCPT CAS setup time (CAS-before-RAS) CAS hold time (CAS-before-RAS) RAS precharge to CAS hold time CAS precharge time (CBR counter test) Min 5 8 0 10 Max - - - Min 5 10 0 10 -60 Max - - - - Unit ns ns ns ns Notes 3 3
3/22/02; v.1.3
Alliance Semiconductor
P. 5 of 14
$6&0)4
)DVW SDJH PRGH F\FOH
-50 Symbol tCPA tRASP tPC tCP tPCM tCRW Parameter Access time from CAS precharge
RAS pulse width
-60 Max 28 100K - - - - Min - 60 35 10 85 15 Max 35 100K - - - - Unit Notes 13
Min - 50 30 10 80 12
Read-write cycle time
CAS precharge time (fast page)
Fast page mode RMW cycle Page mode CAS pulse width (RMW)
2XWSXW HQDEOH
-50 Symbol tCLZ tROH tOEA tOED tOEZ tOEH tOLZ tOFF Parameter CAS to output in Low Z RAS hold time referenced to OE OE access time OE to data delay Output buffer turnoff delay from OE OE command hold time OE to output in Low Z Output buffer turn-off time Min 0 8 - 13 0 10 0 0 Max - - 13 - 13 - - 13 Min 0 10 - 15 0 10 0 0 -60 Max - - 15 - 15 - - 15 Unit ns ns ns ns ns ns ns ns 8,10 8 Notes 8
3/22/02; v.1.3
Alliance Semiconductor
P. 6 of 14
$6&0)4
1RWHV
1 2 3 ICC1, ICC3, ICC4, and ICC6 are dependent on frequency. ICC1 and ICC4 depend on output loading. Specified values are obtained with the output open. An initial pause of 200 s is required after power-up followed by any 8 RAS cycles before proper device operation is achieved. In the case of an internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required. 8 initialization cycles are required after extended periods of bias without clocks (greater than 8 ms). AC Characteristics assume tT = 2 ns. All AC parameters are measured with a load equivalent to two TTL loads and 50 pF, VIL (min) GND and VIH (max) VCC. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL. Operation within the tRCD (max) limit insures that tRAC (max) can be met. tRCD (max) is specified as a reference point only. If tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC. Operation within the tRAD (max) limit insures that tRAC (max) can be met. tRAD (max) is specified as a reference point only. If tRAD is greater than the specified tRAD (max) limit, then access time is controlled exclusively by tAA. Assumes three state test load (5 pF and a 380 Thevenin equivalent). Either tRCH or tRRH must be satisfied for a read cycle. tOFF (max) defines the time at which the output achieves the open circuit condition; it is not referenced to output voltage levels. tOFF is referenced from rising edge of RAS or CAS, whichever occurs last. tWCS, tWCH, tRWD, tCWD and tAWD are not restrictive operating parameters. They are included in the datasheet as electrical characteristics only. If tWS tWS (min) and tWH tWH (min), the cycle is an early write cycle and data out pins will remain open circuit, high impedance, throughout the cycle. If tRWD tRWD (min), tCWD tCWD (min) and tAWD tAWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data out at access time is indeterminate. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in read-write cycles. Access time is determined by the longest of tCAA or tCAC or tCPA tASC tCP to achieve tPC (min) and tCPA (max) values. These parameters are sampled and not 100% tested. These characteristics apply to AS4C4M4F1Q 5V devices.
4 5 6 7 8 9 10 11
12 13 14 15 16
$& WHVW FRQGLWLRQV
- Access times are measured with output reference levels of VOH = 2.4V and VOL = 0.4V, VIH = 2.4V and VIL = 0.8V - Input rise and fall times: 2 ns
+5V R1 = 828
Dout 50 pF*
R2 = 295
*including scope and jig capacitance
GND Figure A: Equivalent output load AS4C4M4F1
.H\ WR VZLWFKLQJ ZDYHIRUPV
Rising input Falling input Undefined output/don't care
3/22/02; v.1.3
Alliance Semiconductor
P. 7 of 14
$6&0)4
5HDG ZDYHIRUP
tRC tRAS tRCD tRSH tRP
RAS
tCSH tCRP tASC tRCS tCAH tCAS
CAS
tRAD tASR tRAH Column address tRRH tRCH tRAL
Address
Row address
WE
tROH tROH
tWEZ
OE
tRAC tAA tOEA tCAC tCLZ tREZ Data out tOLZ tOEZ tOFF (see note 11)
DQ
(DUO\ ZULWH ZDYHIRUP
tRC tRAS tRP
RAS
tCSH tRSH tCRP tRCD tRAD tASC tASR tRAH tCAH Column address tCWL tRWL tWP tWCS tWCH tCAS tRAL
CAS
Address
Row address
WE
OE
tDS tDH Data in
DQ
3/22/02; v.1.3
Alliance Semiconductor
P. 8 of 14
$6&0)4
:ULWH ZDYHIRUP
W5$6 W5& W53
2( FRQWUROOHG
RAS
W&6+ W&53 W5&' W56+ W&$6 W5$/ W5$' W5$+ W$6& W&$+
CAS
W$65
Address
Row address
Column address
W5:/ W&:/
W:3
WE
W2(+
OE
W2('
W'6
W'+
DQ
Data in
5HDGPRGLI\ZULWH ZDYHIRUP
tRWC tRAS tRP tCAS tCRP tRCD tCSH tRSH
RAS
CAS
tRAD tASR tRAH Row address
tAR tRAL tASC tCAH Column address tRWD tAWD tRCS tCWD tOEA tOEZ tOED tCWL tWP tRWL
Address
WE OE
tRAC
tAA tCAC tCLZ tDS tDH Data in
DQ
tOLZ
Data out
3/22/02; v.1.3
Alliance Semiconductor
P. 9 of 14
$6&0)4
)DVW SDJH PRGH UHDG ZDYHIRUP
W5$63 W53
RAS
W&6+ W&53 W5&' W&$6 W&3 W3& W56+
CAS
W$5 W$65 W5$' W5$+ W$6& W5$/ W&$+
$GGUHVV WE
5RZ
&ROXPQ
W5&6 W5&+ W2($
&ROXPQ
W5&6
&ROXPQ
W5&+ W2($ W55+
OE
W5$& W&/= W$$ W2(= W2)) W&$3 W&$&
,2
'DWD RXW
'DWD RXW
'DWD RXW
)DVW SDJH PRGH E\WH ZULWH ZDYHIRUP
W5$63 W53
RAS
W&6+ W5&' W3&0 W&$6 W&3 W&53
CAS
W$65
W5$' W5$+ W&$+ W&$+
W5$/ W&$+
$GGUHVV
5RZ
W5&6
&ROXPQ
W5:' W&:' W$:'
&ROXPQ
W&:/ W&:'
&ROXPQ
W5:/ W&:' W$:' W&:/ W:3
WE
W2($ W2(= W$$ W5$& W&/= W&$& W'6 W'+ W'6 W&/= W&$& W&$3 W&/= W&$& W2(' W2($
OE
I/O
'DWD LQ 'DWD RXW
'DWD LQ 'DWD RXW
'DWD RXW
'DWD LQ
3/22/02; v.1.3
Alliance Semiconductor
P. 10 of 14
$6&0)4
)DVW SDJH PRGH HDUO\ ZULWH ZDYHIRUP
W5$+ W5$63 W5:/ W3& W&$6 W$6& W:&6 W&3 W5$/ W56+
RAS
W&53 W5&' W&6+ W&$+
CAS
W$65 W5$' W$5
Address
5RZ
&ROXPQ
&ROXPQ
&ROXPQ
W&:/ W:3 W:&+ W2(+
WE OE
W+'5 W'6 W'+ W2('
I/O
'DWD ,Q
'DWD LQ
'DWD LQ
&$6 EHIRUH 5$6 UHIUHVK ZDYHIRUP
W5& W53 W5$6
:( 9,+
RAS
W53& W&3 W&65 W&+5
CAS DQ
OPEN
5$6 RQO\ UHIUHVK ZDYHIRUP
W5& W5$6 W53 W53& W5$+
:(
2(
9,+ RU 9,/
RAS
W&53
CAS
W$65
Address
Row address
3/22/02; v.1.3
Alliance Semiconductor
P. 11 of 14
$6&0)4
+LGGHQ UHIUHVK ZDYHIRUP UHDG
W5& W5$6 W53 W&+5 W5&' W56+ W$5 W&$+ W$6& W&53 W5$6 W5& W53
RAS
W&53
CAS
W5$' W5$+ W$65
Address
Row
W5&6
Col address
W55+ W2($
WE OE
W5$& W$$ W&$& W&/= W2(= W2))
DQ
Data out
+LGGHQ UHIUHVK ZDYHIRUP ZULWH
W5$6
W5& W53 W56+ W&+5
RAS
W&53 W5&' W$5 W5$' W$65 W5$+ W$6& W5$/
CAS
W&$+
Address
Row address
W:&5 W:&6
Col address
W5:/ W:3
W:&+ W'+
WE
W'6 W'+5
DQ OE
Data in
3/22/02; v.1.3
Alliance Semiconductor
P. 12 of 14
$6&0)4
&$6 EHIRUH 5$6 UHIUHVK FRXQWHU WHVW ZDYHIRUP
W5$6 W56+ W53
RAS
W&65 W&+5 W&37 W&$6 W5$/ W&$+
CAS
W$6&
Address
Col address
W$$ W&$& W&/= W2))
W2(=
DQ Read cycle
W5&6
Data out
W55+ W5&+
WE
W2($ W52+
OE
W5:/ W&:/
W:&6
W:3 W:&+
Write cycle
WE
W'6 W'+
DQ OE
Data in
W5&6 W&:' W$:'
W5:/ W:3 W&:/
WE Read-Write cycle
W2($ W2('
OE
W $$ W&/= W&$& W2(= W'6 W'+
DQ
Data out
Data in
3/22/02; v.1.3
Alliance Semiconductor
P. 13 of 14
$6&0)4
&DSDFLWDQFH
Parameter Input capacitance DQ capacitance Symbol CIN1 CIN2 CDQ Signals A0 to A9 RAS, WE, OE, CAS0, CAS1, CAS2, CAS3 DQ0 to DQ3
|
0+] 7D
5RRP WHPSHUDWXUH
Test conditions Vin = 0V Vin = 0V Vin = Vout = 0V
Max 5 7 7
Unit pF pF pF
$6&0)4 RUGHULQJ LQIRUPDWLRQ
Package \ RAS access time Plastic SOJ, 300 mil, 28-pin Plastic TSOP, 300 mil, 28-pin 5V 50 ns AS4C4M4F1Q-50JC AS4C4M4F1Q-50TC 60 ns AS4C4M4F1Q-60JC AS4C4M4F1Q-60TC
$6&0)4 IDPLO\ SDUW QXPEHULQJ V\VWHP
AS4 DRAM prefix C C = 5V CMOS 4M4 4Mx4 F1 F1=2K refresh -XX RAS access time X Package: J = SOJ 300 mil, 28 T = TSOP 300 mil, 28 C Commercial temperature range, 0C to 70 C
3/22/02; v.1.3
Alliance Semiconductor
P. 14 of 14
(c) Copyright Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights, mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in lifesupporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

▲Up To Search▲

Price & Availability of AS4C4M4F1Q-50TC

	To Download AS4C4M4F1Q-50TC Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .