View CM1203_317148.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CM1203
1, 2 and 3-Channel ESD Arrays in CSP
Features
* * * * * * * * Functionally and pin compatible with CMD's CSPESD301/302/303 family of devices OptiGuardTM coated for improved reliability at assembly 1, 2 or 3 channels of ESD protection 15kV ESD protection (IEC 61000-4-2, contact discharge) 30kV ESD protection (HBM) Supports both AC and DC signal applications Low leakage current (<100nA) Chip Scale Package features extremely low lead inductance for optimum ESD and filter performance 4 bump, 1.06 x 0.93mm footprint Chip Scale Package (CSP) Lead-free version available
Product Description
The CM1203 comprises a family of 1, 2, and 3-channel ESD protection arrays, which integrate two, three and four identical avalanche-style diodes. It is intended that one of these diodes is connected to GND and the other diodes provide ESD protection for up to 3 lines depending upon the configuration utilized. The backto-back diode connections provide ESD protection for nodes that have AC signals up to 5.9V peak. These devices provide a very high level of protection for sensitive electronic components that may be subjected to electrostatic discharge (ESD). The diodes are designed and characterized to safely dissipate ESD strikes of 15kV, well beyond the maximum requirements of the IEC 61000-4-2 international standard. Using the MIL-STD-883 (Method 3015) specification for Human Body Model (HBM) ESD, these devices protect against contact discharges of greater than 30kV. The diodes also provide some EMI filtering, when used in combination with a PCB trace or series resistor. These devices are particularly well-suited for portable electronics (e.g. cellular telephones, PDAs, notebook computers) because of their small package format and easy-to-use pin assignments. The CM1203 incorporates OptiGuardTM coating which results in improved reliability at assembly. The CM1203 is available in a space-saving, low-profile, chip-scale package with optional lead-free finishing.
* *
Applications
* * * * * * * I/O port protection EMI filtering for data ports Cellphones, notebook computers, PDAs Wireless Handsets MP3 Players Digital Still Cameras Handheld PCs
Electrical Schematics
A2
B1
A2
B1
B2
A1
A2
B1
B2
CM1203-01
CM1203-02
CM1203-03
(c) 2004 California Micro Devices Corp. All rights reserved. 06/28/04
430 N. McCarthy Blvd., Milpitas, CA 95035-5112
Tel: 408.263.3214
Fax: 408.263.7846
www.calmicro.com
1
CM1203
PACKAGE / PINOUT DIAGRAMS
TOP VIEW (Bumps Down View)
Orientation Marking
(see note 2)
BOTTOM VIEW (Bumps Up View)
A1
1 A B
2
A2 A1 B1
n*
B2
Orientation Marking
* See ordering information for appropriate part marking.
CM1203 4-Bump CSP Package
Notes: 1) These drawings are not to scale. 2) Lead-free devices are specified by using a "+" character for the top side orientation mark. 3) All 4 bumps are always present. Unused bumps are electrically unconnected.
Ordering Information
PART NUMBERING INFORMATION
Standard Finish Bumps 4 4 4 Package CSP CSP CSP Ordering Part Number1 CM1203-01CS CM1203-02CS CM1203-03CS Part Marking P Q R Lead-free Finish2 Ordering Part Number1 CM1203-01CP CM1203-02CP CM1203-03CP Part Marking P Q R
Note 1: Parts are shipped in Tape & Reel form unless otherwise specified. Note 2: Lead-free devices are specified by using a "+" character for the top side orientation mark.
(c) 2004 California Micro Devices Corp. All rights reserved.
2
430 N. McCarthy Blvd., Milpitas, CA 95035-5112
Tel: 408.263.3214
Fax: 408.263.7846
www.calmicro.com
06/28/04
CM1203
Specifications
ABSOLUTE MAXIMUM RATINGS
PARAMETER Storage Temperature Range DC Package Power Rating RATING -65 to +150 200 UNITS C mW
STANDARD OPERATING CONDITIONS
PARAMETER Operating Temperature Range RATING -40 to +85 UNITS C
ELECTRICAL OPERATING CHARACTERISTICS1
SYMBOL VSO ILEAK VSIG PARAMETER Diode Stand-off Voltage Diode Leakage Current Small Signal Clamp Voltage Positive Clamp Negative Clamp In-system ESD Withstand Voltage a) Human Body Model, MIL-STD-883, Method 3015 b) Contact Discharge per IEC 61000-4-2 Clamping Voltage during ESD Discharge MIL-STD-883 (Method 3015), 8kV Between adjacent bumps Between diagonal bumps Dynamic Resistance Between adjacent bumps Between diagonal bumps Capacitance CONDITIONS IDIODE = 10A VIN=3.3V IDIODE = 10mA IDIODE = -10mA Notes 2, 3 and 4 30 15 Notes 2, 3 and 4 19.5 19.9 Notes 2, 3 and 4 0.85 1.10 At 0VDC, 1MHz, 30mVAC
I
MIN 5.9
TYP
MAX
UNITS V
100 6.0 -9.2 7.6 -7.6 9.2 -6.0
nA V V kV kV
VESD
VCL
V V pF
RD
C
27
Note 1: TA=25C unless otherwise specified. Note 2: ESD applied to input and output pins with respect to another diode, one at a time. Note 3: Unused pins are left open. Note 4: These parameters are guaranteed by design and characterization.
IESD
slope = 1/R
D
10mA 10A ILEAK
3.3V
VSO
VSIG
VCL
V
Figure 1. Parameter Legend
(c) 2004 California Micro Devices Corp. All rights reserved. 06/28/04
430 N. McCarthy Blvd., Milpitas, CA 95035-5112
Tel: 408.263.3214
Fax: 408.263.7846
www.calmicro.com
3
CM1203
Performance Information
Figure 2. Typical EMI Filter Performance (0VDC, 50 Ohm Environment)
Figure 3. Typical Capacitance vs. Input Voltage (normalized to 0VDC)
(c) 2004 California Micro Devices Corp. All rights reserved.
4
430 N. McCarthy Blvd., Milpitas, CA 95035-5112
Tel: 408.263.3214
Fax: 408.263.7846
www.calmicro.com
06/28/04
CM1203
Performance Information (cont'd)
I (A) 8 6 4 2 -8 -6 -4 -2 -2 -4 -6 -8 2 4 6 8 V (V)
Figure 4. Low Current I-V Curve
High Current I-V Characteristic - Pads A1 to A2
2.0 1.5 1.0
Current [A]
0.5 0.0 -0.5 -1.0 -1.5 -2.0 -12 -11 -10 -9 -8 -7 -6 -5 -4 -3 -2 -1 0 1 2 3 4 5 6 7 8 9 10 11 12
Voltage [V]
Figure 5. High Current I-V Curve
(c) 2004 California Micro Devices Corp. All rights reserved. 06/28/04
430 N. McCarthy Blvd., Milpitas, CA 95035-5112
Tel: 408.263.3214
Fax: 408.263.7846
www.calmicro.com
5
CM1203
Application Information
Refer to Application Note AP-217, "The Chip Scale Package", for a detailed description of Chip Scale Packages offered by California Micro Devices.
PRINTED CIRCUIT BOARD RECOMMENDATIONS
PARAMETER Pad Size on PCB Pad Shape Pad Definition Solder Mask Opening Solder Stencil Thickness Solder Stencil Aperture Opening (laser cut, 5% tapered walls) Solder Flux Ratio Solder Paste Type Pad Protective Finish Tolerance -- Edge To Corner Ball Solder Ball Side Coplanarity Maximum Dwell Time Above Liquidous Soldering Maximum Temperature VALUE 0.275mm Round Non-Solder Mask defined pads 0.325mm Round 0.125mm - 0.150mm 0.330mm Round 50/50 by volume No Clean OSP (Entek Cu Plus 106A) +50m +20m 60 seconds 260C
Non-Solder Mask Defined Pad 0.275mm DIA.
Solder Stencil Opening 0.330mm DIA.
Solder Mask Opening 0.325mm DIA.
Figure 6. Recommended Non-Solder Mask Defined Pad Illustration
250
Temperature (C)
200 150 100 50 0 1:00.0 2:00.0 3:00.0 Time (minutes) 4:00.0
Figure 7. Eutectic (SnPb) Solder Ball Reflow Profile
(c) 2004 California Micro Devices Corp. All rights reserved.
Figure 8. Lead-free (SnAgCu) Solder Ball Reflow Profile
6
430 N. McCarthy Blvd., Milpitas, CA 95035-5112
Tel: 408.263.3214
Fax: 408.263.7846
www.calmicro.com
06/28/04
CM1203
Mechanical Details
CSP Mechanical Specifications CM1203 devices are packaged in a custom Chip Scale Package (CSP). Dimensions are shown below. For complete information on CSP packaging, see the California Micro Devices CSP Package Information document. Mechanical Package Diagrams
BOTTOM VIEW
A1 C1 B1 B2
OptiGuardTM Coating
PACKAGE DIMENSIONS
Package Bumps Dim A1 A2 B1 B2 C1 C2 D1 D2 Millimeters Min Nom Max Min Custom CSP 4 Inches Nom Max
B A2 A 1 2 C2 D1 D2
0.881 0.925 0.971 0.0347 0.0365 0.0382 1.015 1.060 1.105 0.0400 0.0417 0.0435 0.495 0.500 0.505 0.0195 0.0197 0.0199 0.495 0.500 0.505 0.0195 0.0197 0.0199 0.163 0.213 0.263 0.0064 0.0084 0.0104 0.230 0.280 0.330 0.0091 0.0110 0.0130 0.600 0.670 0.739 0.0236 0.0264 0.0291 0.394 0.445 0.495 0.0155 0.0175 0.0195 3500 pieces
0.30 DIA. 63/37 Sn/Pb (Eutectic) or 95.5/3.8/0.7 Sn/Ag/Cu (Lead-free) SOLDER BUMPS
SIDE VIEW
DIMENSIONS IN MILLIMETERS
Package Dimensions for CM1203 Chip Scale Package
# per tape and reel
Controlling dimension: millimeters
CSP Tape and Reel Specifications
PART NUMBER CM1203 CHIP SIZE (mm) 1.06 X 0.93 X 0.670 POCKET SIZE (mm) B0 X A0 X K0 1.14 X 1.00 X 0.70
Po Top Cover Tape
TAPE WIDTH W 8mm
REEL DIAMETER 178mm (7")
QTY PER REEL 3500
P0 4mm
P1 4mm
10 Pitches Cumulative Tolerance On Tape 0.2 mm
Ao W Bo
Ko
For tape feeder reference only including draft. Concentric around B.
Embossment
P1 User Direction of Feed
Center Lines of Cavity
Figure 9. Tape and Reel Mechanical Data
(c) 2004 California Micro Devices Corp. All rights reserved. 06/28/04
430 N. McCarthy Blvd., Milpitas, CA 95035-5112
Tel: 408.263.3214
Fax: 408.263.7846
www.calmicro.com
7

▲Up To Search▲

Price & Availability of CM1203

	To Download CM1203 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .