Part Number Hot Search : 
CQY80NG PDTA114E 24C04A GSMBTA06 IRF74 1N4935G 1N4935G CS8411
Product Description
Full Text Search
 

To Download M62464BFP Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 M62464BFP
Dolby Pro Logic Surround Decoder with Discrete 5.1ch Analog Input
REJ03F0218-0201 Rev.2.01 Mar 31, 2008
Description
The M62464BFP is a Single Chip Dolby Pro Logic Surround Decoder with Discrete 5.1ch Analog Input. This LSI has all of required functions for Dolby Pro Logic Surround and also 5.1ch analog input. for Dolby Digital. Note: Dolby and the double-D symbol are trademarks of Dolby Laboratories Licensing Corporation. San Francisco, CA94103-4813, USA. This device available only to licensees of Dolby Lab. Licensing and application information may be obtained from Dolby Lab.
Features
* * * * * * * * Includes all functions necessary for Dolby Pro Logic Surround Includes 5.1ch (L, R, C, SL, SR, SW) analog input for Dolby Digital 4ch (C, SL, SR, SW) Master Volume Digital Space Surround such as Disco, Hall and Live Pseudo Stereo Surround for Digital Space Surround Digital Echo for Karaoke Function Delay time 123,184 ms 3-lines MCU control Current control oscillation circuit for system clock
System Block Diagram
M62464FP Volume L LTIN RTIN Digital space surround MICIN LIN RIN CIN SLIN SRIN SWIN Digital echo Pro logic decoder R C SL SR
Trimmer Volume
LOUT
ROUT COUT SLOUT SROUT SWOUT
VRSWIN
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 1 of 23
M62464BFP
L-SW
1 2 3 4 5 1
Block Diagram
LIN 72
Noise sequencer Pro logic
Mute
+
5.1ch Bypass Space
1
LOUT
RIN 73
L
+/-
LTIN 74
R
Mute
5.1ch Bypass Space 2 3 4 5
Selector
Adaptive matrix C C-SW
1 2
Center mode control Pro logic
Wide normal phantom off
2
ROUT
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 2 of 23
Input auto-balance
R-SW Ctrim SL-SW
1 2 3
RTIN 75
CIN 76
CVOL
3 SLVOL SLtrim SR-SW
1
CVOL OUT
9 SRVOL
SLIN 77
SRIN 78
SLVOL OUT
SRtrim
2 3 1
SWIN 79
S'
VRSWIN 80
Pseudo SL stereo SR
14
SRVOL OUT
SWtrim
2 1
L+R 2 L-R DI-SW
2 1
Digital delay 10 Kbit SRAM DELAYVOL
1 2
Modified BNR
1 2 3
SW-SW S
SWVOL
2
17 SWBP-SW
SWVOL OUT
A/D
Logic F.B.VOL
D/A
LPF
LPF
3 4
DO-SW
MICIN 20
BNR-SW
MCU interface
41
22
23
24
ECHOOUT
DATA SCK REQ
M62464BFP
Pin Arrangement
M62464BFP
DAINTOUT ADINTOUT DVOLOUT DSELOUT
26
LPF2OUT
LPF1OUT
DACONT
ADCONT
DAINTIN
ADINTIN
LPF2IN2
LPF2IN1
LPF1IN2
LPF1IN1
40
39
38
37
36
35
34
32
31
30
29
28
27
DIN
41
25
33
DVss
24 23 22 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 21
ECHOOUT BNR IN DBC1 DBC2 DBC3 PSC3 PSC6 PSC2 PSC5 PSC1 PSC4 RLC5 RLC2 RLC1 RLC4 RLC7 RLC3 RLC8 RLC6 LBPF2 LBPF1 RBPF2 RBPF1 ABL
REQ SCK DATA DVDD MICIN AGND CMC SWVOLOUT SWVOLIN SWOUT SRVOLOUT SRVOLIN SROUT SLOUT SLVOLIN SLVOLOUT PSRIN PSLIN SOUT COUT CVOLIN CVOLOUT ROUT LOUT
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
65
67
68
69
70
71
72
73
74
75
76
78
79
AVcc
IREF
NGC3
NGC2
NGC1
RIN
LTIN
VREF1
CIN
LIN
(Top view) Outline: PRQP0080GB-A (80P6N-A)
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 3 of 23
VRSWIN
SLIN
SWIN
ABR
SRIN
RTIN
80
66
77
1
M62464BFP
Functional Description
Function 1 Fundamental function for Dolby Pro Logic surround decoder Description
* * * *
Adaptive Matrix Input Auto-Balance Noise Sequencer Center Mode Control ON/OFF WIDE/NORMAL/PHANTOM
* Modified Dolby B type Noise Reduction * 4ch (L, R, C, S), 3ch (L, R, C) Mode Switch
2 3 4 5 6 7 8 9 10 11 12 13 14 5.1ch Analog Input for Dolby Digital C, SL, SR, SW ch master volume C, SL, SR, SW ch Trimmer RAM for digital delay Circuit for space surround and echo Pseudo stereo surround Digital delay time Feedback volume Delay effect volume Bypass switch Output mute MCU interface Current control oscillation circuit L, R, C, SL, SR, SW ch Analog Input Support 0 to -79 dB/1 dB step, and - 0 to -31 dB/1 dB step 10 K-bit RAM Digital delay circuit can be used for Space Surround such as a Disco, Hall or Live, and Karaoke echo. Pseudo Stereo Surround is available in Space Surround. Short Delay 15.4, 20.5, 25.6, 29.2, 51.2 ms Long Delay 123, 184 ms Delay Signal Feedback Volume -3 to -21 dB/3 dB step, and - Delay Signal Effect Volume 0 to -18 dB/3 dB step, and - Bypass the decode circuit Mute the Lch and Rch output Controlled by 3-lines serial data from MCU Including the Chip Address (2 bit) Including the oscillation circuit without external parts.
Absolute Maximum Ratings
(Ta = 25C, unless otherwise noted)
Item Supply voltage Power dissipation Operating temperature Storage temperature Symbol VCC VDD Pd Topr Tstg Ratings 10.5 6.5 1.4 -20 to +75 -40 to +125 Unit V V W C C Condition
Recommended Operating Condition
Item Supply voltage Input voltage (L) Input voltage (H) VCC VDD VIL VIH Symbol Min 8 4.5 0 2.2 Limits Typ 9 5 -- -- Max 10 5.5 0.8 VDD Unit V V V V Condition
22, 23, 24 pin 22, 23, 24 pin
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 4 of 23
M62464BFP
Electrical Characteristics
(Ta = 25C, VCC = 9V, VDD = 5 V, 0dBd = 300 mVrms, at COUT, f = 1 kHz Unless otherwise noted)
Item Total Circuit current Circuit current Auto-balance Capture range Error collection Adaptive Matrix Output level accuracy relative to Cch Matrix rejection Head room Total harmonic distortion S/N ratio Noise Sequencer Output noise level Symbol ICC IDD CPR CER VoL MR HRAM THDAM SNAM Vno Min -- -- -- -- -0.5 25 15 -- 70 -15 Limits Typ 30 15 5 4 0 40 17 0.05 80 -12.5 Max 45 25 -- -- 0.5 -- -- 0.2 -- -10 Unit mA mA dB dB dB dB dB % dB dB L, R, S'ch output L, R, C, S'ch output THD = 1%, L, R, C ch output L, R, C ch output 30kHz LPF Rg = 0, weighted CCIR/ARM L, R, C, S'ch output L, R, S'ch output No signal No signal Conditions
Vno -0.5 0 0.5 dB Noise level accuracy relative to Cch Modified B-type Noise Reduction (0dB reference is 300mVrms/100Hz at SOUT) Gain between input and output Decode character1 Decode character2 Decode character3 VGNR DEC1 DEC2 DEC3 3.8 -1.6 -3.0 -6.8 -- 15 68 -- -3.0 0.5 0.2 85 -34 -3.0 0.6 -- 95 70 11 6.8 -0.1 -1.5 -5.3 0.07 17 78 -95 0 1.0 1.0 95 -31 0 1.0 0.002 100 80 22 9.8 1.4 0 -3.8 0.3 -- -- -87 3.0 1.5 1.8 -- -28 3.0 1.4 0.05 -- -- 44 dB dB
Vin = 0dBd, f = 100Hz Vin = 0dBd, f = 1.0kHz Vin = -15dBd, f = 1.4kHz Vin = -40dBd, f = 5.0kHz Vin = 0dBd, f = 1kHz, 30kHz LPP THD = 1% Rg = 0, weighted CCIR/ARM ATT = -, Vi = 2Vrms ATT = 0dB, TRIM = 0dB ATT = 0 to -40dB, TRIM = 0dB ATT = -40 to -76dB, TRIM = 0dB ATT = -, CCIR/ARM TRIM = -31dB, VOLATT = 0dB TRIM = 0dB, VOLATT = 0dB VOLATT = 0dB 30kHz LPF DIN-AUDIO
THDNR Total harmonic distortion Head room HRNR S/N ratio SNNR Cch/SLch/SRch/SWch Master Volume Maximum attenuation ATTmax Minimum attenuation ATTmin Volume step1 VOLS1 Volume step2 VOLS2 S/N ratio SNVOL Cch/SLch/SRch/SWch Trimmer Maximum attenuation TRIMmax Minimum attenuation TRIMmin Trimmer step TRIMS Line (Bypass) Total harmonic distortion S/N ratio Line cross-talk Input impedance THDLN SNLN CTLN Zi
% dB dB dB dB dB dB dB dB dB dB % dB dB k
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 5 of 23
M62464BFP (Ta = 25C, VCC = 9 V, VDD = 5 V, 0dBd = 300 mVrms, at COUT, f = 1 kHz Unless otherwise noted)
Item Digital delay Input/output voltage gain Delay time Total harmonic distortion Output noise voltage GvD Td THDD -3.0 17.4 -- -- -- -- -- -- 0.7 6.0 -- -- -6.0 1.5 -- -3.0 1.5 0 20.5 0.5 1.2 3.0 -92 -84 -80 1.0 7.0 3.0 -70 -3.0 3.0 -70 0 3.0 +3.0 23.6 0.9 2.2 5.6 -80 -70 -65 -- 8.0 -- -60 0 4.5 -60 3.0 4.5 dB ms % DIN-DVOLOUT, DVOL = 0dB Td = 20.5ms 30kHzLPF Td = 20.5ms Td = 51.2ms Td = 184ms Td = 20.5ms Td = 51.2ms Td = 184ms Vrms kHz kHz dB dB dB dB dB dB THD = 10% Td = 15.4 to 51.2ms Gv = -3dB Td = 123 to 184ms Gv = -3dB ATT = - ATT = -3dB Symbol Min Limits Typ Max Unit Conditions
NoD
dBV
Vin = 0Vrms JIS-A
Maximum output voltage LPF cut-off frequency Feedback volume Maximum attenuation Minimum attenuation Volume step Delay volume Maximum attenuation Minimum attenuation Volume step
Vomax LPFfc
FBATTmax FBATTmin FBVOLS DLATTmax DLATTmin DLVOLS
ATT = - ATT = 0dB
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 6 of 23
M62464BFP
Serial Data Control Format
(1) Data Input Format DATA is read at the rising edge of SCK, and loaded last 16 bits at the rising edge of REQ.
DATA D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15
SCK
REQ
D0 L
D1 L
D2 L
D3 --
D4
D5
D6
D7 Pro Logic Mode
D8 Center Mode
D9
D10 AutoBalance
D11
D12
D13 L
D14 H
D15
Mode Set
Noise Sequencer
L
H
H L L H H
-- L H L H
"L" Delay Time Delay Volume Feedback Volume -- --
Space Surround Mode Cch Volume SLch Volume SRch Volume SWch Volume
Chip Address
Chip Address
SWVOL Set
H H
L H
L -- Cch Trimmer H -- SLch Trimmer Test Mode (user inhibit)
SWch Trimmer SRch Trimmer
(2) Control condition
1 2 3 4 5 6 7 Control Mode Mode set Pro logic mode Center mode Delay time Noise sequencer Auto-balance Space surround mode Contents 5.1ch Input / Normal Stereo / Dolby Pro Logic / Space Surround / Echo / Mute 4ch Pro Logic / 3ch stereo Wide / Normal / Phantom / OFF 15.4, 20.5, 25.6, 29.2, 51.2 ms (Short delay) 123, 184 ms (Long delay) ON / OFF Lch / Rch / Cch / Sch Input Auto-Balance ON / OFF L/R Output: Dolby Pro Logic / Space Surround Delay input: S'/L-R/ (L+R) /2/MICIN Delay output mixing, BNR: ON/OFF Surround signal: Monaural/Pseudo Stereo 0 to -18 dB/3 dB step & - -3 to -21 dB/3 dB step & - C, SL, SR, SWch Master Volume 0 to -79 dB/1 dB step & - C, SL. SR, SWch Trimmer 0 to -31 dB/1 dB step SW Volume: Volume/Bypass Input date effect or not
8 9 10 11 12 13
Delay volume Feedback volume Master volume Trimmer SW volume set Chip address
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 7 of 23
M62464BFP (3) Set Condition a. Mode Set (D0 = "L", D1 = "L", D2 = "L")
D4 L L L L H H D5 L L H H L L D6 L H L H L H Condition 5.1ch Signal input Normal stereo (bypass) Dolby Pro Logic Surround Space surround Echo Output mute
b. Pro Logic Mode (D0 = "L", D1 = "L" , D2 = "L")
D7 L H Condition 4ch Pro Logic 3ch Stereo
c. Center Mode (D0 = "L", D1 = "L", D2 = "L")
D8 L L H H D9 L H L H Condition Wide Normal Phantom OFF
d. Delay Time (D0 = "L", D1 = "L", D2 = "H")
D5 L L L L H H H D6 L L H H L L H D7 L H L H L H L Delay Time 15.4 ms 20.5 ms 25.6 ms 29.2 ms 51.2 ms 123 ms 184 ms Sampling Frequency 500 kHz 500 kHz 400 kHz 333 kHz 200 kHz 83.3 kHz 55.6 kHz LPF Cut-off Frequency 7 kHz
3 kHz
e. Noise Sequencer (D0 = "L", D1 = "L", D2 = "L")
D11 L H D12 -- L L H H D13 -- L H L H Condition Noise Sequencer OFF Noise Sequencer ON -- Lch Rch Cch Sch
f. Auto-Balance (D0 = "L", D1 = "L", D2 = "L")
D10 L H Condition Auto-Balance OFF Auto-Balance ON
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 8 of 23
M62464BFP g. Space Surround Mode (D0 = "L", D1 = "L", D2 = "H") L/R Output
D8 L H Condition Dolby Pro Logic Space Surround
Delay Mixing Polarity
D9 L H Mixing Polarity L+Delay signal / R+Delay signal L+Delay signal / R-Delay signal
Delay Input
D10 L H H Note: L or H D11 X L H Delay Input S' L-R (L+R) /2
BNR
D12 L H BNR OFF ON
Surround Signal
D13 L H Surround Signal Monaural Pseudo Stereo
h. Delay Volume (D0 = "L", D1 = "H", D2 = "L", D3 = "L")
D4 L L L L H H H H D5 L L H H L L H H D6 L H L H L H L H Volume 0 dB -3 dB -6 dB -9 dB -12 dB -15 dB -18 dB -
i. Feedback Volume (D0 = "L", D1 = "H", D2 = "L", D3 = "H")
D4 L L L L H H H H D5 L L H H L L H H D6 L H L H L H L H Volume -3 dB -6 dB -9 dB -12 dB -15 dB -18 dB -21 dB -
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 9 of 23
M62464BFP j. C, SL, SR, SW ch Volume (D0 = "L", D1 = "H")
Volume Level 0 dB -2 dB -4 dB -6 dB -8 dB -10 dB -12 dB -14 dB -16 dB -18 dB -20 dB -22 dB -24 dB -26 dB -28 dB -30 dB -32 dB -34 dB -36 dB -38 dB -40 dB -42 dB -44 dB -48 dB -52 dB -56 dB -60 dB -64 dB -68 dB -72 dB -76 dB - Volume Level 0 dB -1 dB -2 dB -3 dB D11 L L L L L L L L L L L L L L L L H H H H H H H H H H H H H H H H D10 L L L L L L L L H H H H H H H H L L L L L L L L H H H H H H H H D13 L L H H D9 L L L L H H H H L L L L H H H H L L L L H H H H L L L L H H H H D8 L L H H L L H H L L H H L L H H L L H H L L H H L L H H L L H H D12 L H L H D7 L H L H L H L H L H L H L H L H L H L H L H L H L H L H L H L H
SW Volume Setting
D6 (D0 = "L", D1 = "H", D2 = "H", D3 = "H") L H Condition SW Volume Bypass SW Volume Controlled SWBP-SW 2 1
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 10 of 23
M62464BFP k. C, SL, SR, SW ch Trimmer (D0 = "H", D1 = "L")
Trimmer Level 0 dB -1 dB -2 dB -3 dB -4 dB -5 dB -6 dB -7 dB -8 dB -9 dB -10 dB -11 dB -12 dB -13 dB -14 dB -15 dB -16 dB -17 dB -18 dB -19 dB -20 dB -21 dB -22 dB -23 dB -24 dB -25 dB -26 dB -27 dB -28 dB -29 dB -30 dB -31 dB Note: D8 D13 L L L L L L L L L L L L L L L L H H H H H H H H H H H H H H H H D7 D12 L L L L L L L L H H H H H H H H L L L L L L L L H H H H H H H H D6 D11 L L L L H H H H L L L L H H H H L L L L H H H H L L L L H H H H D5 D10 L L H H L L H H L L H H L L H H L L H H L L H H L L H H L L H H D4 D9 L H L H L H L H L H L H L H L H L H L H L H L H L H L H L H L H
When (Trimmer level) + (Master Volume) is less than -87 dB, total attenuation level is set to -87 dB.
l. Chip Address
D14 L Others D15 H Date Read Enable Unable
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 11 of 23
M62464BFP
Relation between Mode Setting and Switch Condition
Pro Logic Mode (D0 = L, D1 = L, D2 = L) D7 X Space Surround Mode (D0 = L, D1 = L, D2 = H)
Switch Condition
Mode Setting 5.1ch Signal Input Normal stereo
D8 X
D10 X
D11 X
D12 X
D13 X
L- SW 1
RSW 1
CSW 1
SLSW 1
SRSW 1
SWSW 1
DISW 4
DOSW 2
BNR -SW 3
L(Note 3)
X
L
(Note 2)
X
(Note 2)
L
(Note 3)
L
(Note 1)
2
2
2
2
2
2
1
1
2
H Dolby Pro Logic Surround Space Surround H L H X X
L H X
H X X
H X 4 4 2
3 2
3 2 2
2 3 1
1
1 3 1 3
X
L
(Note 4)
L
(Note 2)
X
(Note 2)
L
(Note 3)
L
(Note 1)
4
(Note 4)
4
(Note 4)
2
2
(Note 1)
2
(Note 1)
2
1
(Note 2)
1
2
(Note 3)
H Echo Mute X X X X
H X X
L H X X
H X X
H X X
3 2 5
3 2 5 1 1
3 1 1
3 1 1 2 2
2 3 4 4 2 2
1 3 3
Notes: X: L or H At Bypass or Space Surround Mode, the condition of SL-SW, SR-SW, DI-SW and BNR-SW depend on D7, D10, D11, D12 and D13 settings. 1. SL-SW, SR-SW: depend on D13 2. DI-SW: depend on D10 and D11 3. BNR-SW: depend on D7 and D12 4. At Space Surround Mode, the condition of L-SW and R-SW depend on D8
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 12 of 23
M62464BFP (4) Data Timing
t1, t2 VDD = 5 V 2.2 V
DATA
t6 t1 t4 t7 t2
0.8 V
2.2 V
SCK
0.8 V t5 t3 t9 t8 2.2 V t10
REQ
0.8 V t1 t2
Name Signal rise time Signal fall time SCK clock width SCK "H" pulse width SCK "L" pulse width DATA setup time DATA hold time REQ rise hold time REQ "H" pulse width SCK setup time t1 t2 t3 t4 t5 t6 t7 t8 t9 t10
Symbol
Min -- -- 2 0.8 0.8 0.8 0.8 1.6 0.8 1.6
Typ -- -- -- -- -- -- -- -- -- --
Max 0.5 0.5 -- -- -- -- -- -- -- --
Units s s s s s s s s s s
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 13 of 23
M62464BFP
(1) 5.1ch Input
L-SW
1 2 3 4 5 1
Mode Example
5.1ch Bypass
LIN 72
Noise sequencer Pro logic
Mute
+
Space
1
LOUT
RIN 73
L
+/-
LTIN 74
R
Mute 5
5.1ch Bypass Space 2 3 4
Selector
Adaptive matrix C C-SW
1 2
Center mode control Pro logic
Wide normal phantom off
2
ROUT
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 14 of 23
Input auto-balance
R-SW Ctrim SL-SW
1 2 3
RTIN 75
CIN 76
CVOL
3 SLVOL SLtrim
CVOL OUT
9 SR-SW
SLIN 77
SRIN 78
SLVOL OUT
1 2 3 1
SWIN 79
S'
VRSWIN 80
Pseudo SL stereo SR
SRtrim SWtrim
2
SRVOL
14
SRVOL OUT
1
L+R 2 L-R DI-SW
2 1
Digital delay 10 Kbit SRAM DELAYVOL
1 2
Modified BNR
1 2 3
SW-SW S DO-SW
SWVOL
2
17 SWBP-SW
SWVOL OUT
A/D
Logic F.B.VOL
D/A
LPF
LPF
3 4
MICIN 20
BNR-SW
MCU interface
41
22
23
24
ECHOOUT
DATA SCK REQ
M62464BFP
L-SW
1 2 3 4 5 1 2 3 4 5
(2) Pro Logic Surround
LIN 72
Noise sequencer Pro logic
Mute
+
5.1ch Bypass Space
1
LOUT
RIN 73
L
+/-
LTIN 74
R
Mute
5.1ch Bypass Space
Selector
Adaptive matrix C
1 2
Center mode control Pro logic
2 R-SW
ROUT
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 15 of 23
Input auto-balance
Wide normal phantom off
RTIN 75
C-SW Ctrim SL-SW
1 2 3
CIN 76
CVOL
3 SLVOL SLtrim SR-SW
1
CVOL OUT
9 SRVOL
SLIN 77
SRIN 78
SLVOL OUT
Pseudo SL stereo SR SRtrim
2 3 1
SWIN 79
S'
14
VRSWIN 80
SRVOL OUT
SWtrim
2 1
L+R 2 L-R DI-SW
2 1
Digital delay 10 Kbit SRAM DELAYVOL
1 2
Modified BNR
1 2 3
SW-SW S
SWVOL
2
17 SWBP-SW
SWVOL OUT
A/D
Logic F.B.VOL
D/A
LPF
LPF
3 4
DO-SW
MICIN 20
BNR-SW
MCU interface
41
22
23
24
ECHOOUT
DATA SCK REQ
M62464BFP
(3) Space Surround
L-SW
1 2 3 4 5 1 2 3 4 5
LIN 72
Noise sequencer Pro logic
Mute
+
5.1ch Bypass Space
1
LOUT
RIN 73
L
+/-
LTIN 74
R
Mute
5.1ch Bypass Space
Selector
Adaptive matrix C
1 2
Center mode control Pro logic
2 R-SW
ROUT
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 16 of 23
Input auto-balance
Wide normal phantom off
RTIN 75
C-SW Ctrim SL-SW
1 2 3
CIN 76
CVOL
3 SLVOL SLtrim SR-SW
1
CVOL OUT
9 SRVOL
SLIN 77
SRIN 78
SLVOL OUT
Pseudo SL stereo SR SRtrim
2 3 1
SWIN 79
S'
14
VRSWIN 80
SRVOL OUT
SWtrim
2 1
L+R 2 L-R DI-SW
2 1
Digital delay 10 Kbit SRAM DELAYVOL
1 2
Modified BNR
1 2 3
SW-SW S
SWVOL
2
17 SWBP-SW
SWVOL OUT
A/D
Logic F.B.VOL
D/A
LPF
LPF
3 4
DO-SW
MICIN 20
BNR-SW
MCU interface
41
22
23
24
ECHOOUT
DATA SCK REQ
(4) Echo
M62464BFP
L-SW
1 2 3 4 5 1 2 3 4 5
5.1ch Bypass
LIN 72
Noise sequencer Pro logic
Mute
+
Space
1
LOUT
RIN 73
L
+/-
LTIN 74
R
Mute
5.1ch Bypass Space
Selector
Adaptive matrix C
1 2
Center mode control Pro logic
2 R-SW
ROUT
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 17 of 23
Input auto-balance
Wide normal phantom off
RTIN 75
C-SW Ctrim SL-SW
1 2 3
CIN 76
CVOL
3 SLVOL SLtrim SR-SW
1
CVOL OUT
9 SRVOL
SLIN 77
SRIN 78
SLVOL OUT
Pseudo SL stereo SR SRtrim
2 3 1
SWIN 79
S'
14
VRSWIN 80
SRVOL OUT
SWtrim
2 1
L+R 2 L-R DI-SW
2 1
Digital delay 10 Kbit SRAM DELAYVOL
1 2
Modified BNR
1 2 3
SW-SW S
SWVOL
2
17 SWBP-SW
SWVOL OUT
A/D
Logic F.B.VOL
D/A
LPF
LPF
3 4
DO-SW
MICIN 20
BNR-SW
MCU interface
41
22
23
24
ECHOOUT
DATA SCK REQ
M62464BFP
Level Diagram
(1) Dolby Pro Logic Surround Mode
Cch LTIN RTIN Signal level Gain
Input balance Adaptive matrix Center mode control 0 dB +3 dB
C-SW
Trimmer&Volume Ladder Buffer
CVOLOUT
2
-3 dB
-3.2 dB -3.2 dB 0 dB
-3.2 dB
0 dB
+3.2 dB
Vref = 4.5 V
Vref = 2.5 V
Vref = 3.6 V
Sch LTIN RTIN Signal level Gain
Input balance Adaptive matrix
S' DI-SW
1
DO-SW 1
BNR-SW SL-SW
Trimmer&Volume Ladder Buffer
Digital delay
BNR 1
2
SLVOL OUT
-3 dB +3 dB
0 dB
-6.8 dB -6.8 dB
-6.8 dB
0 dB
-3.2 dB -3.2 dB
0 dB
-3.2 dB 0 dB
0 dB
+6.8 dB -3.2 dB 0 dB
+3.2 dB
Vref = 4.5 V
Vref = 2.5 V
Vref = 4.5 V Vref = 2.5 V
Vref = 3.6 V
Lch, Rch LTIN RTIN
Input balance Adaptive matrix Center mode control
LOUT ROUT
Signal level
0 dB
Vref = 4.5 V Signal level: 0 dB = 300 mVrms (typ.)
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 18 of 23
M62464BFP (2) 5.1ch Signal Input Mode
C, SL, SR, SW ch CIN SLIN SRIN SWIN Signal level Gain
0 dB
C-SW SL-SW SR-SW SW-SW
Trimmer&Volume Ladder Buffer
2
CVOLOUT SLVOLOUT SRVOLOUT SWVOLOUT
-3.2 dB -3.2 dB 0 dB
-3.2 dB
0 dB
+3.2 dB
Vref = 4.5 V
Vref = 2.5 V
Vref = 3.6 V
Signal level: 0 dB = 300 mVrms (typ.)
(3) Space Surround Mode
Delay Signal
DI-SW
LIN RIN Signal level Gain
L-R (L+R) / 2 0 dB
2 3
Digital Delay vol delay
DO-SW 1
BNR-SW
BNR
1 2
to L/R Mix
-6.8 dB -6.8 dB 0 dB
-6.8 dB 0 dB
-6.8 dB
0 dB +6.8 dB
Vref = 4.5 V
Vref = 2.5 V
Vref = 4.5 V
Signal level: 0 dB = 300 mVrms (typ.)
(4) Echo Mode
DI-SW DO-SW
MICIN Signal level Vref = 4.5 V
4
Digital delay
Delay vol
ECHOOUT
2
0 dB
0 dB
0 dB
Vref = 4.5 V
Vref = 2.5 V
Signal level: 0 dB = 300 mVrms (typ.)
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 19 of 23
M62464BFP
Notice
Relation AVCC and DVDD at power supply Digital VDD must be supplied less than 0.7 seconds from analog VCC supply.
AVCC (AVCC > DVDD) DVDD Internal reset signal 0.7 s (Min)
Automatic reset cancel
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 20 of 23
M62464BFP
Application Example
C38 1000 pF C35 0.1 F C34 C33 0.22 F 0.22 F C31 0.1 F C29 1000 pF C28 4700 pF C26 1 F
C37 4700 pF
+
40
39
37
35
33
31
30
28
38
34
32
29
27
36
26
DATA SCK REQ
41
LPF
D/A
A/D
LPF
+
MCU interface
24
C41 1 F
DVss Delay vol
2 1
25
ECHOOUT
42
C42 1 F
DO-SW
Modified B-tipe NR decoder CLK
43
21
C44 0.047 F R45 330 k
DVdd
Logic
22
C43 5600 pF
MCU
44
20
+
45
46
19
C45 0.68 F
AGND
Dual-time constant and threshold switches
C46 0.22 F
47
48
1 2 3
4
Trim
L-R
SW
50
2
Trim
52
SR
SR-SW
Log difference amplifiers
3
13
C51 0.22 F
VOL
51
3
14
C14 10 F
C52 0.1 F
11
C53 0.047 F
R L
SL
Center mode control
53
C
2 1 3 2 1
12
54
C55 0.1 F
VOL
55
L
R
C
S'
10
SL-SW
Trim
C54 0.047 F
+
C50 0.22 F
1
1
15
C49 4.7 F
BNR-SW
2
C56 0.1 F
Combining networks
Full wave rectifier
56
9
57
C57 0.022 F
58
1 4 3 2 5
7
VCA
+
+/-
4 3 2
5
Pseudo surround
R-SW
C9 10 F
8
C58 0.022 F
C7 0.1 F
Auto balance
Servo
VCA
60
BPF
RA60 150 k C64 0.01 F RA62 150 k C65 0.01 F
1
2 1
C
C59 0.1 F C60 680 pF R60 47 k
59
6
L-SW
5
L-R
Trim
C61 0.01 F
R
+
63
2
C63 0.01 F R63 75 k
BPF
R62 47 k
62
Selector Noise sequencer
65 67 68 66
3
+
R61 75 k C62 680 pF
VOL
61
L+R
4
C-SW
+
L
+
64
AVcc
69
VREF IREF
22 k 22 k 22 k 22 k 22 k 22 k 22 k 22 k 22 k
1
70
74
77
71
73
76
75
+
C68 4.7 F
C70 220 F
+
R71 100 k C72 10 F
72
+
C73 10 F
+
C74 10 F
+
C75 10 F
+
C76 10 F
+
C77 10 F
+
78
C78 10 F
+
79
C79 10 F
+
C80 10 F
+
AVCC +9 V
C69 100 F
LIN
RIN
SRIN VRSWIN LTIN CIN SLIN RTIN SWIN
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 21 of 23
80
+
+
L+R 2
SW-SW
49
16
C48 4.7 F
VOL
1
17
C17 10 F C15 10 F
+
C47 0.22 F
DI-SW
SWBP-SW
2
18
+
+
23
+ + +
C21 0.1 F C20 1 F
DVDD +5 V MICIN
10 Kbit SRAM
F.B. VOL
C18 0.1 F
SWVOLOUT
SRVOLOUT
C12 10 F
+
C10 10 F
SLVOLOUT
C8 0.1 F
+
C4 10 F
CVOLOUT ROUT LOUT
C3 10 F
C2 10 F
C1 10 F
M62464BFP
External Parts List
Parts No. C1 C2 C3 C4 C7 C8 C9 C10 C12 C14 C15 C17 C18 C20 C21 C26 C28 C29 C31 C33 C34 C35 C37 C38 C41 C42 C43 C44 C45 C46 C47 C48 C49 C50 C51 C52 C53 C54 C55 C56 Values 10 10 10 10 0.1 0.1 10 10 10 10 10 10 0.1 1.0 0.1 1.0 4700 1000 0.1 0.22 0.22 0.1 4700 1000 1.0 1.0 5600 0.047 0.68 0.22 0.22 4.7 4.7 0.22 0.22 0.1 0.047 0.047 0.1 0.1 Unit F F F F F F F F F F F F F F F F pF pF F F F F pF pF F F pF F F F F F F F F F F F F F Tol. Parts No. C57 C58 C59 C60 C61 C62 C63 C64 C65 C68 C69 C70 C72 C73 C74 C75 C76 C77 C78 C79 C80 Values 0.022 0.022 0.1 680 0.01 680 0.01 0.01 0.01 4.7 100 220 10 10 10 10 10 10 10 10 10 Unit F F F pF F pF F F F F F F F F F F F F F F F Tol. 5% 5% 20% 5% 5% 5% 5% 5% 5%
10%
5% 5% 5% 5% 5% 5% 5% 5%
5% 5% 10% 10% 10% 20% 20% 10% 10% 20% 5% 5% 20% 20%
R45 R60 RA60 R61 R62 RA62 R63 R71
330 47 150 75 47 150 75 100
k k k k k k k k
10% 5% 5% 5% 5% 5% 5% 5%
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 22 of 23
M62464BFP
Package Dimensions
JEITA Package Code P-QFP80-14x20-0.80 RENESAS Code PRQP0080GB-A Previous Code 80P6N-A MASS[Typ.] 1.6g
HD
*1
D 41
64
65
40
ZE
*2
NOTE) 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.
HE
E
80 25
Reference Symbol
Dimension in Millimeters
1
ZD
24 Index mark F
c
D E A2 HD HE A A1 bp c
L Detail F
*3
REJ03F0218-0201 Rev.2.01 Mar 31, 2008 Page 23 of 23
A1
e
y
bp
e y ZD ZE L
Min Nom Max 19.8 20.0 20.2 13.8 14.0 14.2 2.8 22.5 22.8 23.1 16.5 16.8 17.1 3.05 0.1 0.2 0 0.3 0.35 0.45 0.13 0.15 0.2 0 10 0.65 0.8 0.95 0.10 0.8 1.0 0.4 0.6 0.8
A
A2
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Notes: 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document. 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples. 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations. 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com ) 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document. 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products. 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above. 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems (2) surgical implantations (3) healthcare intervention (e.g., excision, administration of medication, etc.) (4) any other purposes that pose a direct threat to human life Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications. 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges. 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you. 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment. 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas. 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.
RENESAS SALES OFFICES
Refer to "http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501 Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900 Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399 Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145
http://www.renesas.com
Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510
(c) 2008. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .7.2


▲Up To Search▲   

 
Price & Availability of M62464BFP

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X