View AK5357_465843.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ASAHI KASEI
[AK5357]
www..com
24Bit 96kHz ADC
AK5357
GENERAL DESCRIPTION The AK5357 is a stereo A/D Converter with wide sampling rate of 4kHz 96kHz and is suitable for multimedia audio system. The AK5357 achieves high accuracy and low cost by using Enhanced dual bit techniques. The AK5357 requires no external components because the analog inputs are single-ended. The audio interface has two formats (MSB justified, I2S) and can correspond to many systems like Karaoke, surround.
FEATURES Stereo ADC On-Chip Digital Anti-Alias Filtering Single-ended Input Digital HPF for DC-Offset cancel S/(N+D): 88dB@5V, 86dB@3V for 48kHz DR: 102dB@5V, 100dB@3V for 48kHz S/N: 102dB@5V, 100dB@3V for 48kHz Sampling Rate Ranging from 4kHz to 96kHz Master Clock: 256fs/384fs/512fs/768fs (4kHz 48kHz) 256fs/384fs (48kHz 96kHz) Input level: TTL/CMOS selectable Master / Slave Mode Audio Interface: 24bit MSB justified / I2S selectable Power Supply: 2.7 5.5V Ta = -40 85C (VT), -20 85C (ET) Small 16pin TSSOP Package AK5381 Pin-compatible
VA AGND VD DGND MCLK
Clock Divider AINL Modulator Modulator Voltage Reference Decimation Filter Decimation Filter Serial I/O Interface
LRCK SCLK
AINR
SDTO
VCOM
CKS2 CKS1 CKS0
PDN
DIF
MS0294-E-01 -1-
2006/01
ASAHI KASEI
[AK5357]
www..com
Ordering Guide
AK5357ET AK5357VT AKD5357 -20 +85C 16pin TSSOP (0.65mm pitch) -40 +85C 16pin TSSOP (0.65mm pitch) Evaluation Board for AK5357
Pin Layout
AINR AINL CKS1 VCOM AGND VA VD DGND
1 2 3 4 5 6 7 8 Top View
16 15 14 13 12 11 10 9
CKS0 CKS2 DIF PDN SCLK MCLK LRCK SDTO
Compatibility with AK5353 and AK5381
AK5353 84dB 96dB Not Available Not Available 4kHz to 96kHz 2.2V 2.7 to 5.5V@fs=48kHz 4.5 to 5.5V@fs=96kHz 4.5 to 5.5V@fs=96kHz VREF TTL TST AK5381 96dB 106dB Available Available 4kHz to 48kHz 2.4V 4.5 to 5.5V@fs=48/96kHz 3.0 to 5.5V@fs=96kHz CKS1 CKS2 CKS0 AK5357 88dB 102dB Available Available 4kHz to 96kHz 2.2V 2.7 to 5.5V@fs=48/96kHz 2.7 to 5.5V@fs=96kHz CKS1 CKS2 CKS0
S/(N+D) DR Master Mode HPF OFF TTL Level Mode VIH@TTL Level Mode VA (Analog Supply) VD (Digital Supply) Pin #3 Pin #15 Pin #16
MS0294-E-01 -2-
2006/01
ASAHI KASEI
[AK5357]
www..com
PIN / FUNCTION
No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Pin Name AINR AINL CKS1 VCOM AGND VA VD DGND SDTO LRCK MCLK SCLK PDN DIF CKS2 CKS0 I/O I I I O O I/O I I/O I I I I Function Rch Analog Input Pin Lch Analog Input Pin Mode Select 1 Pin Common Voltage Output Pin, VA/2 Bias voltage of ADC input. Analog Ground Pin Analog Power Supply Pin, 2.7 5.5V Digital Power Supply Pin, 2.7 5.5V Digital Ground Pin Audio Serial Data Output Pin "L" Output at Power-down mode. Output Channel Clock Pin "L" Output in Master Mode at Power-down mode. Master Clock Input Pin Audio Serial Data Clock Pin "L" Output in Master Mode at Power-down mode. Power Down Mode Pin "H": Power up, "L": Power down Audio Interface Format Pin "H" : 24bit I2S Compatible, "L" : 24bit MSB justified Mode Select 2 Pin Mode Select 0 Pin
Note: All digital input pins should not be left floating.
Handling of Unused Pin
The unused input pins should be processed appropriately as below. Classification Analog Pin Name AINL AINR Setting This pin should be open. This pin should be open.
MS0294-E-01 -3-
2006/01
ASAHI KASEI
[AK5357]
www..com
ABSOLUTE MAXIMUM RATINGS (AGND, DGND=0V; Note 1) Parameter Symbol Power Supplies: Analog VA Digital VD |AGND - DGND| (Note 1) GND Input Current, Any Pin Except Supplies IIN Analog Input Voltage (AINL, AINR, CKS1 pins) VINA Digital Input Voltage (All digital input pins except CKS1 pin) VIND Ambient Temperature (powered applied) AK5357ET Ta AK5357VT Ta Storage Temperature Tstg
Note 1. All voltages with respect to ground. Note 2. AGND and DGND must be connected to the same analog ground plane.
min -0.3 -0.3 -0.3 -0.3 -20 -40 -65
max 6.0 6.0 0.3 10 VA+0.3 VD+0.3 85 85 150
Units V V V mA V V C C C
WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.
RECOMMENDED OPERATING CONDITIONS
(AGND, DGND=0V; Note 1) Parameter Power Supplies Analog (Note 3) Digital Symbol VA VD min 2.7 2.7 typ 5.0 5.0 max 5.5 VA Units V V
Note 1. All voltages with respect to ground. Note 3. The power up sequence between VA and VD is not critical.
WARNING: AKM assumes no responsibility for the usage beyond the conditions in this datasheet.
MS0294-E-01 -4-
2006/01
ASAHI KASEI
[AK5357]
www..com
ANALOG CHARACTERISTICS (Ta=25C; VA=VD=5.0V; AGND=DGND=0V; fs=48kHz, 96kHz; SCLK=64fs; Signal Frequency=1kHz; 24bit Data; Measurement frequency=20Hz 20kHz at fs=48kHz, 40Hz 40kHz at fs=96kHz; unless otherwise specified) Parameter min typ max Units ADC Analog Input Characteristics: Resolution 24 Bits Input Voltage (Note 4) VA=5V 2.7 3.0 3.3 Vpp VA=3V 1.8 Vpp VA=5V fs=48kHz 78 88 dB S/(N+D) (-1dBFS) fs=96kHz 86 dB VA=3V fs=48kHz 86 dB fs=96kHz 84 dB fs=48kHz, A-weighted 94 102 dB DR (-60dBFS) VA=5V fs=96kHz 88 97 dB VA=3V fs=48kHz, A-weighted 100 dB fs=96kHz 95 dB VA=5V S/N fs=48kHz, A-weighted 94 102 dB fs=96kHz 88 97 dB VA=3V fs=48kHz, A-weighted 100 dB fs=96kHz 95 dB Input Resistance fs=48kHz 13 20 k fs=96kHz 9 14 k Interchannel Isolation 90 110 dB Interchannel Gain Mismatch 0.1 0.5 dB Gain Drift 100 ppm/C Power Supply Rejection (Note 5) 50 dB
Power Supplies Power Supply Current Normal Operation (PDN pin = "H") VA VD (fs=48kHz) VD (fs=96kHz) Power down mode (PDN pin = "L") VA+VD
(Note 6) (Note 7) (Note 8)
11 3 6 10
17 5 9 100
mA mA mA A
Note 4. This value is the full scale (0dB) of the input voltage. Input voltage is proportional to VA voltage. Vin = 0.6 x VA (Vpp). Note 5. PSR is applied to VA and VD with 1kHz, 50mVpp. Note 6. VD=2mA@3V Note 7. VD=4mA@3V Note 8. All digital input pins are held VD or DGND.
MS0294-E-01 -5-
2006/01
ASAHI KASEI
[AK5357]
www..com
FILTER CHARACTERISTICS (fs=48kHz) (Ta=Tmin Tmax; VA, VD=2.7 5.5V) Parameter Symbol min typ ADC Digital Filter (Decimation LPF): Passband (Note 9) 0.1dB PB 0 -0.2dB 20.0 -3.0dB 23.0 Stopband SB 28 Passband Ripple PR Stopband Attenuation SA 68 Group Delay Distortion GD 0 Group Delay (Note 10) GD 16 ADC Digital Filter (HPF): Frequency Response (Note 9) -3dB FR 1.0 -0.1dB 6.5
max 18.9 0.04
Units kHz kHz kHz kHz dB dB s 1/fs Hz Hz
FILTER CHARACTERISTICS (fs=96kHz) (Ta=Tmin Tmax; VA, VD=2.7 5.5V) Parameter Symbol min typ ADC Digital Filter (Decimation LPF): Passband (Note 9) 0.1dB PB 0 -0.2dB 40.0 -3.0dB 46.0 Stopband SB 56 Passband Ripple PR Stopband Attenuation SA 68 Group Delay Distortion GD 0 Group Delay (Note 10) GD 16 ADC Digital Filter (HPF): Frequency Response (Note 9) -3dB FR 2.0 -0.1dB 13.0
max 37.8 0.04
Units kHz kHz kHz kHz dB dB s 1/fs Hz Hz
Note 9. The passband and stopband frequencies scale with fs. For example, PB=18.9kHz@0.1dB is 0.39375 x fs. Note 10. The calculated delay time induced by digital filtering. This time is from the input of an analog signal to the setting of 24bit data both channels to the ADC output register for ADC.
MS0294-E-01 -6-
2006/01
ASAHI KASEI
[AK5357]
www..com
DC CHARACTERISTICS (CMOS Level Mode) (Ta=Tmin Tmax; VA, VD=2.7 5.5V) Parameter Symbol min typ High-Level Input Voltage VIH 70%VD Low-Level Input Voltage VIL High-Level Output Voltage (Iout=-1mA) VOH VD-0.5 Low-Level Output Voltage (Iout=1mA) VOL Input Leakage Current Iin -
max 30%VD 0.5 10
Units V V V V A
DC CHARACTERISTICS (TTL Level Mode) (Ta=Tmin Tmax; VA, VD=4.5 5.5V) Parameter Symbol min typ High-Level Input Voltage (CKS2-0 pins) VIH 70%VD (All pins except CKS2-0 pins) VIH 2.2 Low-Level Input Voltage (CKS2-0 pins) VIL (All pins except CKS2-0 pins) VIL High-Level Output Voltage (Iout=-1mA) VOH VD-0.5 Low-Level Output Voltage (Iout=1mA) VOL Input Leakage Current Iin -
max 30%VD 0.8 0.5 10
Units V V V V V V A
MS0294-E-01 -7-
2006/01
ASAHI KASEI
[AK5357]
www..com
SWITCHING CHARACTERISTICS (Ta=Tmin Tmax; VA, VD=2.7 5.5V; CL=20pF) Parameter Symbol min Master Clock Timing Frequency fCLK 1.024 Pulse Width Low tCLKL 0.4/fCLK Pulse Width High tCLKH 0.4/fCLK
LRCK Frequency Duty Cycle fs Slave mode Master mode 4 45
typ
max 36.864
Units MHz ns ns kHz % %
96 55 50
Audio Interface Timing Slave mode SCLK Period SCLK Pulse Width Low Pulse Width High LRCK Edge to SCLK "" (Note 11) SCLK "" to LRCK Edge (Note 11) LRCK to SDTO (MSB) (Except I2S mode) SCLK "" to SDTO Master mode SCLK Frequency SCLK Duty SCLK "" to LRCK SCLK "" to SDTO Reset Timing PDN Pulse Width (Note 12) PDN "" to SDTO valid at Slave Mode (Note 13) PDN "" to SDTO valid at Master Mode (Note 13)
tSCK tSCKL tSCKH tLRSH tSHLR tLRS tSSD fSCK dSCK tMSLR tSSD tPD tPDV tPDV
160 65 65 30 30 35 35 64fs 50 -20 -20 150 4132 4129 20 35
ns ns ns ns ns ns ns Hz % ns ns ns 1/fs 1/fs
Note 11. SCLK rising edge must not occur at the same time as LRCK edge. Note 12. The AK5357 can be reset by bringing the PDN pin = "L". Note 13. This cycle is the number of LRCK rising edges from the PDN pin = "H".
MS0294-E-01 -8-
2006/01
ASAHI KASEI
[AK5357]
www..com
Timing Diagram
1/fCLK VIH MCLK VIL tCLKH 1/fs VIH LRCK VIL tSCK VIH SCLK VIL tSCKH tSCKL
Clock Timing
tCLKL
VIH LRCK VIL tSHLR tLRSH VIH SCLK VIL tLRS tSSD
SDTO
50%VD
Audio Interface Timing (Slave mode)
MS0294-E-01 -9-
2006/01
ASAHI KASEI
[AK5357]
www..com
LRCK
50%VD
tMSLR
dSCK 50%VD
SCLK
tSSD
SDTO
50%VD
Audio Interface Timing (Master mode)
VIH PDN VIL tPDV
SDTO tPD PDN
50%VD
VIL
Power Down & Reset Timing
MS0294-E-01 - 10 -
2006/01
ASAHI KASEI
[AK5357]
www..com
OPERATION OVERVIEW System Clock
MCLK (256fs/384fs/512fs), SCLK and LRCK (fs) clocks are required in slave mode. The LRCK clock input must be synchronized with MCLK, however the phase is not critical. Table 1 shows the relationship of typical sampling frequency and the system clock frequency. MCLK frequency, SCLK frequency, HPF (ON or OFF), the input level (CMOS or TTL) and master/slave are selected by CKS2-0 pins as shown in Table 2. All external clocks (MCLK, SCLK and LRCK) must be present unless PDN pin = "L". If these clocks are not provided, the AK5357 may draw excess current due to its use of internal dynamically refreshed logic. If the external clocks are not present, place the AK5357 in power-down mode (PDN pin = "L"). In master mode, the master clock (MCLK) must be provided unless PDN pin = "L". fs 32kHz 44.1kHz 48kHz 96kHz MCLK 256fs 384fs 512fs 8.192MHz 12.288MHz 16.384MHz 11.2896MHz 16.9344MHz 22.5792MHz 12.288MHz 18.432MHz 24.576MHz 24.576MHz 36.864MHz N/A Table 1. System Clock Example Input Level CMOS CMOS CMOS CMOS TTL CMOS CMOS HPF Master/Slave
768fs 24.576MHz 33.8688MHz 36.864MHz N/A
CKS2 L L L L H H H H
CKS1 L L H H L L H H
CKS0 L H L H L H L H
MCLK 256/384fs ( 96kHz) ON Slave 512/768fs ( 48kHz) 256/384fs ( 96kHz) OFF Slave 512/768fs ( 48kHz) ON Master 256fs ( 96kHz) ON Master 512fs ( 48kHz) 256/384fs ( 96kHz) ON Slave 512/768fs ( 48kHz) Reserved ON Master 384fs ( 96kHz) ON Master 768fs ( 48kHz) Table 2. Mode Select
SCLK 48fs or 32fs 48fs or 32fs 64fs 64fs 48fs or 32fs 64fs 64fs
Note: SDTO outputs 16bit data at SCLK=32fs.
Audio Interface Format
Two kinds of data formats can be chosen with the DIF pin (Table 3). In both modes, the serial data is in MSB first, 2's compliment format. The SDTO is clocked out on the falling edge of SCLK. The audio interface supports both master and slave modes. In master mode, SCLK and LRCK are output with the SCLK frequency fixed to 64fs and the LRCK frequency fixed to 1fs. Mode 0 1 DIF pin L H SDTO LRCK SCLK 24bit, MSB justified H/L 48fs or 32fs 24bit, I2S Compatible L/H 48fs or 32fs Table 3. Audio Interface Format Figure Figure 1 Figure 2
MS0294-E-01 - 11 -
2006/01
ASAHI KASEI
[AK5357]
www..com
LRCK
012 20 21 22 23 24 31 0 1 2 20 21 22 23 24 31 0 1
BICK(64fs) SDTO(o)
23 22 43210 23 22 43210 23
23:MSB, 0:LSB Lch Data Rch Data
Figure 1. Mode 0 Timing
LRCK
0123 21 22 23 24 25 012 21 22 23 24 25 01
BICK(64fs) SDTO(o)
23 22 43210 23 22 43210
23:MSB, 0:LSB Lch Data Rch Data
Figure 2. Mode 1 Timing
Digital High Pass Filter
The ADC has a digital high pass filter for DC offset cancellation. The cut-off frequency of the HPF is 1.0Hz (@fs=48kHz) and scales with sampling rate (fs). HPF is controlled by CKS2-0 pins (Table 2). If HPF setting (ON/OFF) is changed at operating, click noise occurs by changing DC offset. It is recommended that HPF setting is changed at PDN pin = "L".
MS0294-E-01 - 12 -
2006/01
ASAHI KASEI
[AK5357]
www..com
Power down
The AK5357 is placed in the power-down mode by bringing PDN pin "L" and the digital filter is also reset at the same time. This reset should always be done after power-up. In the power-down mode, the VCOM are AGND level. An analog initialization cycle starts after exiting the power-down mode. Therefore, the output data SDTO becomes available after 4129 cycles of LRCK clock in master mode or 4132 cycles of LRCK clock in slave mode. During initialization, the ADC digital data outputs of both channels are forced to a 2's complement "0". The ADC outputs settle in the data corresponding to the input signals after the end of initialization (Settling approximately takes the group delay time).
(1)
PDN Internal State A/D In (Analog) A/D Out (Digital) Clock In
MCLK,LRCK,SCLK
Normal Operation GD (2)
Power-down
Initialize
Normal Operation GD
Idle Noise
(3) "0"data
"0"data
Idle Noise
(4)
Notes: (1) 4132/fs in slave mode and 4129/fs in master mode. (2) Digital output corresponding to analog input has the group delay (GD). (3) A/D output is "0" data at the power-down state. (4) When the external clocks (MCLK, SCLK, LRCK) are stopped, the AK5357 should be in the power-down state. Figure 3. Power-down/up sequence example
System Reset
The AK5357 should be reset once by bringing PDN pin "L" after power-up. In slave mode, the internal timing starts clocking by the rising edge (falling edge at mode 1) of LRCK after exiting from reset and power down state by MCLK. The AK5357 is power down state until LRCK is input. In master mode, the internal timing starts when MCLK is input.
MS0294-E-01 - 13 -
2006/01
ASAHI KASEI
[AK5357]
www..com
SYSTEM DESIGN
Figure 4 shows the system connection diagram. An evaluation board is available which demonstrates application circuits, the optimum layout, power supply arrangements and measurement results.
10u + + 10u 0.47u
Rch In Lch In
1 AINR 2 AINL 3 CKS1 4 VCOM 5
CKS0 16 CKS2 15 DIF 14 PDN 13 SCLK 12 MCLK 11 LRCK 10 SDTO 9 Analog Ground System Ground Reset Mode Control
AK5357 AGND
Analog 5V
+ 10u + 10u
0.1u
6 VA 7 VD
Audio Controller
0.1u
8 DGND
Note: - AGND and DGND of the AK5357 should be distributed separately from the ground of external digital devices (MPU, DSP etc.). - All digital input pins should not be left floating. - The CKS1 pin should be connected to VA or AGND. Figure 4. Typical Connection Diagram
Digital Ground
Analog Ground
1
AINR AINL CKS1 VCOM AGND VA VD DGND
CKS0 16 CKS2 15 DIF 14
System Controller
2 3 4 5 6 7 8
AK5357
PDN 13 SCLK 12 MCLK 11 LRCK 10 SDTO 9
Figure 5. Ground Layout Note: - AGND and DGND must be connected to the same analog ground plane.
MS0294-E-01 - 14 -
2006/01
ASAHI KASEI
[AK5357]
www..com
1. Grounding and Power Supply Decoupling The AK5357 requires careful attention to power supply and grounding arrangements. Alternatively if VA and VD are supplied separately, the power up sequence is not critical. AGND and DGND of the AK5357 must be connected to analog ground plane. System analog ground and digital ground should be connected together near to where the supplies are brought onto the printed circuit board. Decoupling capacitors should be as near to the AK5357 as possible, with the small value ceramic capacitor being the nearest. 2. Voltage Reference The voltage input to VA sets the analog input range. VCOM are 50%VA and normally connected to AGND with a 0.1F ceramic capacitor. A ceramic capacitor 0.47F attached to VCOM pin eliminates the effects of high frequency noise. No load current may be drawn from these pins. All signals, especially clocks, should be kept away from the VCOM pin in order to avoid unwanted coupling into the AK5357. 3. Analog Inputs The ADC inputs are single-ended and internally biased to the common voltage (50%VA) with 20k (typ@fs=48kHz) resistance. The input signal range scales with the supply voltage and nominally 0.6xVA Vpp (typ). The ADC output data format is 2's complement. The DC offset is removed by the internal HPF. The AK5357 samples the analog inputs at 64fs. The digital filter rejects noise above the stop band except for multiples of 64fs. The AK5357 includes an anti-aliasing filter (RC filter) to attenuate a noise around 64fs.
MS0294-E-01 - 15 -
2006/01
ASAHI KASEI
[AK5357]
www..com
PACKAGE
16pin TSSOP (Unit: mm)
*5.00.1 1.050.05
16
9 *4.40.1 A 6.40.2 0.170.05 Detail A 0.10.1 0-10 0.50.2 0.10
Epoxy Cu Solder (Pb free) plate 2006/01 - 16 -
1 0.220.1
8 0.65
0.13 M
Seating Plane
NOTE: Dimension "*" does not include mold flash.
Material & Lead finish
Package molding compound: Lead frame material: Lead frame surface treatment:
MS0294-E-01
ASAHI KASEI
[AK5357]
www..com
MARKING (AK5357VT)
AKM 5357VT XXYYY
1) 2)
3)
Pin #1 indication Date Code: XXYYY (5 digits) XX: Lot# YYY: Date Code Marketing Code: 5357VT
MS0294-E-01 - 17 -
2006/01
ASAHI KASEI
[AK5357]
www..com
MARKING (AK5357ET)
AKM 5357ET XXYYY
4) 5)
6)
Pin #1 indication Date Code : XXYYY (5 digits) XX: Lot# YYY: Date Code Marketing Code : 5357ET
MS0294-E-01 - 18 -
2006/01
ASAHI KASEI
[AK5357]
www..com
Revision History
Date (YY/MM/DD) 04/2/24 06/01/11 Revision 00 01 Reason First Edition Spec Addition Page P.2 P.18 Contents
Ordering Guide AK5357ET was added. MARKING AK5357ET was added.
IMPORTANT NOTICE * These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current status. * AKM assumes no liability for infringement of any patent, intellectual property, or other right in the application or use of any information contained herein. * Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials. * AKM products are neither intended nor authorized for use as critical components in any safety, life support, or other hazard related device or system, and AKM assumes no responsibility relating to any such use, except with the express written consent of the Representative Director of AKM. As used here: a. A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property. b. A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability. * It is the responsibility of the buyer or distributor of an AKM product who distributes, disposes of, or otherwise places the product with a third party to notify that party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.
MS0294-E-01 - 19 -
2006/01

▲Up To Search▲

Price & Availability of AK5357

	To Download AK5357 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .