![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
tps767d301, tps767d318, tps767d325 dual-output low-dropout voltage regulators slvs209c ? july 1999 ? revised february 2002 1 post office box 655303 ? dallas, texas 75265 dual output voltages for split-supply applications output current range of 0 ma to 1.0 a per regulator 3.3-v/2.5-v, 3.3-v/1.8-v, and 3.3-v/adjustable output fast-transient response 2% tolerance over load and temperature dropout voltage typically 350 mv at 1 a ultra low 85 a typical quiescent current 1 a quiescent current during shutdown dual open drain power-on reset with 200-ms delay for each regulator 28-pin powerpad ? tssop package thermal shutdown protection for each regulator description the tps767d3xx family of dual voltage regulators offers fast transient response, low dropout voltages and dual outputs in a compact package and incorporating stability with 10- f low esr output capacitors. t ? time ? s load transient response i ? output current ? a o v o ? change in ? output voltage ? mv 1 0.5 60 40 20 80 100 140 120 160 180 200 0 v o = 3.3 v c l =100 f t a = 25 c 0 0 50 100 ?50 ?100 t a ? free-air temperature ? c ?40 0 20 120 10 3 ?60 40 60 80 100 ? dropout voltage ? mv v do dropout voltage vs free-air temperature 10 2 10 1 10 0 10 ?1 10 ?2 ?20 140 i o = 1 a i o = 10 ma i o = 0 v o = 3.3 v c o = 10 f copyright ? 2002, texas instruments incorporated production data information is current as of publication date. products conform to specifications per the terms of texas instruments standard warranty. production processing does not necessarily include testing of all parameters. please be aware that an important notice concerning availability, standard warranty, and use in critical applications of texas instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. powerpad is a trademark of texas instruments incorporated. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 nc nc 1gnd 1en 1in 1in nc nc 2gnd 2en 2in 2in nc nc 1reset nc nc 1fb/nc 1out 1out 2reset nc nc nc 2out 2out nc nc pwp package (top view) nc ? no internal connection
tps767d301, tps767d318, tps767d325 dual-output low-dropout voltage regulators slvs209c ? july 1999 ? revised february 2002 2 post office box 655303 ? dallas, texas 75265 description (continued) the tps767d3xx family of dual voltage regulators is designed primarily for dsp applications. these devices can be used in any mixed-output voltage application, with each regulator supporting up to 1 a. dual active-low reset signals allow resetting of core-logic and i/o separately. because the pmos device behaves as a low-value resistor, the dropout voltage is very low (typically 350 mv at an output current of 1 a for the tps767d325) and is directly proportional to the output current. additionally, since the pmos pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 85 a over the full range of output current, 0 ma to 1 a). these two key specifications yield a significant improvement in operating life for battery-powered systems. this ldo family also features a sleep mode; applying a ttl high signal to en (enable) shuts down the regulator, reducing the quiescent current to 1 a at t j = 25 c. the reset output of the tps767d3xx initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. an internal comparator in the tps767d3xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage. the tps767d3xx is offered in 1.8-v, 2.5-v, and 3.3-v fixed-voltage versions and in an adjustable version (programmable over the range of 1.5 v to 5.5 v). output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges. the tps767d3xx family is available in 28 pin pwp tssop package. they operate over a junction temperature range of ? 40 c to 125 c. available options t a regulator 1 v o (v) regulator 2 v o (v) tssop (pwp) adj (1.5 ? 5.5 v) 3.3 v tps767d301pwp ? 40 c to 125 c 1.8 v 3.3 v tps767d318pwp 2.5 v 3.3 v tps767d325pwp the tps767d301 is adjustable using an external resistor divider (see application information). the pwp packages are available taped and reeled. add an r suffix to the device type (e.g., TPS767D301PWPR). reset out out 6 5 4 in in en gnd 3 28 24 23 v i c1 0.1 f 50 v reset v o 10 f + tps767d3xx c o 250 k ? figure 1. typical application circuit (fixed versions) for single channel tps767d301, tps767d318, tps767d325 dual-output low-dropout voltage regulators slvs209c ? july 1999 ? revised february 2002 3 post office box 655303 ? dallas, texas 75265 functional block diagram ? adjustable version (for each ldo) _ + v ref = 1.1834 v out en gnd r1 r2 reset _ + in 200 ms delay functional block diagram ? fixed-voltage version (for each ldo) 200 ms delay _ + v ref = 1.1834 v out fb/nc en gnd reset _ + in external to the device r1 r2 tps767d301, tps767d318, tps767d325 dual-output low-dropout voltage regulators slvs209c ? july 1999 ? revised february 2002 4 post office box 655303 ? dallas, texas 75265 terminal functions terminal i/o description name no. i/o description 1gnd 3 regulator #1 ground 1en 4 i regulator #1 enable 1in 5, 6 i regulator #1 input supply voltage 2gnd 9 regulator #2 ground 2en 10 i regulator #2 enable 2in 11, 12 i regulator #2 input supply voltage 2out 17, 18 o regulator #2 output voltage 2reset 22 o regulator #2 reset signal 1out 23, 24 o regulator #1 output voltage 1fb/nc 25 i regulator #1 output voltage feedback for adjustable and no connect for fixed output 1reset 28 o regulator #1 reset signal nc 1, 2, 7, 8, 13 ? 16, 19, 20, 21, 26, 27 no connection timing diagram ? v res is the minimum input voltage for a valid reset . the symbol v res is not currently listed within eia or jedec standards for semiconductor symbology. ?? ?? ?? ?? ?? ?? ?? ?? v i v res ? v res t t t v o threshold voltage reset output 200 ms delay 200 ms delay output undefined output undefined v it + ? v it ? v it ? v it + ? less than 5% of the output voltage ? vit ? trip voltage is typically 5% lower than the output voltage (95%v o ) tps767d301, tps767d318, tps767d325 dual-output low-dropout voltage regulators slvs209c ? july 1999 ? revised february 2002 5 post office box 655303 ? dallas, texas 75265 absolute maximum ratings over operating free-air temperature (unless otherwise noted) ? input voltage range ? , v i ? 0.3 v to 13.5 v . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . input voltage range, v i (1in, 2in, en ) ? 0.3 v to v i + 0.3 v . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . output voltage, v o (1out, 2out) 7 v . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . output voltage, v o (reset ) 16.5 v . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . peak output current internally limited . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . esd rating, hbm 2 kv . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . continuous total power dissipation see dissipation rating tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . operating virtual junction temperature range, t j ? 40 c to 125 c . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . storage temperature range, t stg ? 65 c to 150 c . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ? stresses beyond those listed under ? absolute maximum ratings ? may cause permanent damage to the device. these are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under ? recommended operating conditions ? is not implied. exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. ? all voltage values are with respect to network terminal ground. dissipation rating table package air flow (cfm) t a 25 c power rating derating factor above t a = 25 c t a = 70 c power rating t a = 85 c power rating pwp ? 0 3.58 w 35.8 mw/ c 1.97 w 1.43 w pwp ? 250 5.07 w 50.7 mw/ c 2.79 w 2.03 w ? this parameter is measured with the recommended copper heat sink pattern on a 4 ? layer pcb, 1 oz. copper on 4 ? in x 4 ? in ground layer. for more information, refer to ti technical brief literature number slma002. recommended operating conditions min max unit input voltage, v i # (1in, 2in) 2.7 10 v output current for each ldo, i o (note 1) 0 1.0 a output voltage range, v o (1out, 2out) 1.5 5.5 v operating virtual junction temperature, t j ? 40 125 c # to calculate the minimum input voltage for your maximum output current, use the following equation: v i(min) = v o(max) + v do(max load) . note 1: continuous current and operating junction temperature are limited by internal protection circuitry, but it is not recomm ended that the device operate under conditions beyond those specified in this table for extended periods of time. tps767d301, tps767d318, tps767d325 dual-output low-dropout voltage regulators slvs209c ? july 1999 ? revised february 2002 6 post office box 655303 ? dallas, texas 75265 electrical characteristics, v i = v o(nom) + 1 v, i o = 1 ma, en = 0, c o = 10 f(unless otherwise noted) parameter test conditions min typ max unit adjustable 1.5 v v o 5.5 v, t j = 25 c v o adjustable o , 10 a < i o < 1 a t j = ? 40 c to 125 c 0.98v o 1.02v o 18vou p ut 2.8 v < v i < 10 v, t j = 25 c 1.8 v output volta g e (v o ) 1 . 8 v ouput i , 10 a < i o < 1 a t j = ? 40 c to 125 c 1.764 1.836 v g( o ) (see note 2) 2 5 v out p ut 3.5 v < v i < 10 v, t j = 25 c 2.5 2 . 5 v output i , 10 a < i o < 1 a t j = ? 40 c to 125 c 2.45 2.55 3 3 v out p ut 4.3 v < v i < 10 v, t j = 25 c 3.3 v 3 . 3 v output i , 10 a < i o < 1 a t j = ? 40 c to 125 c 3.234 3.366 v quiescent current (gnd current) for each ldo (see note 2) 10 a < i o < 1 a, t j = 25 c 85 a ( see n o t e 2) i o = 1 a, t j = ? 40 c to 125 c 125 a output voltage line regulation for each ldo ( ? v o /v o ) (see notes 2 and 3) v o + 1 v < v i 10 v, t j = 25 c 0.01 %/v output noise voltage bw = 200 hz to 100 khz, v o = 1.8 v, i c = 1 a, c o = 10 f, t j = 25 c 55 vrms output current limit for each ldo v o = 0 v 1.7 2 a thermal shutdown juction temperature 150 c standby current for each ldo 2.7 < v i < 10v, t j = 25 c, en = v i, 1 a standby current for each ldo 2.7 < v i < 10v, t j = ? 40 c to 125 c en = v i, 10 a fb input current adjustable fb = 1.5 v 2 na high level enable input voltage 2.0 v low level enable input voltage 0.8 v power supply ripple rejection (see note 2) f = 1 khz, t j = 25 c, c o = 10 f 60 db minimum input voltage for valid reset i o(reset) = 300 a 1.1 v trip threshold voltage v o decreasing 92 98 %v o reset hysteresis voltage measured at v o 0.5 %v o reset output low voltage v i = 2.7 v, i o(reset) = 1 ma 0.15 0.4 v leakage current v (reset) = 7 v 1 a reset time-out delay 200 ma notes: 2. minimum in operating voltage is 2.7 v or v o(typ) + 1 v, whichever is greater. maximum in voltage 10v. 3. if vo 1.8 v, v imin = 2.7 v, and v imax = 10 v: line reg. (mv) % v v o v imax 2.7 v 100 1000 if vo 2.5 v, v imin = vo + 1 v, and v imax = 10 v: line reg. (mv) % v v o v imax v o 1v 100 1000 tps767d301, tps767d318, tps767d325 dual-output low-dropout voltage regulators slvs209c ? july 1999 ? revised february 2002 7 post office box 655303 ? dallas, texas 75265 electrical characteristics, v i = v o(nom) + 1 v, i o = 1 ma, en = 0, c o = 10 f(unless otherwise noted) (continued) parameter test conditions min typ max unit in p ut current (en) en = 0 v ? 1 0 1 a input current (en) en = v i ? 1 1 a load regulation 3 mv dro p out voltage (see note 4) v o = 3.3 v, t j = 25 c 350 mv dropout voltage (see note 4) o , i o = 1 a t j = ? 40 c to 125 c 575 mv note 4: in voltage equals vo(typ) ? 100mv; adjustable output voltage set to 3.3v nominal with external resistor divider. 1.8v, and 2.5v dropout voltage is limited by input voltage range limitations. typical characteristics table of graphs figure out p ut voltage vs output current 2, 3, 4 output voltage vs free-air temperature 5, 6, 7 ground current vs free-air temperature 8, 9 power supply ripple rejection vs frequency 10 output spectral noise density vs frequency 11 output impedance vs frequency 12 dropout voltage vs free-air temperature 13 line transient response 14, 16 load transient response 15, 17 output voltage vs time 18 dropout voltage vs input voltage 19 vs output current, t a = 25 c 21 equivalent series resistance (esr) vs output current, t j = 125 c 22 equivalent series resistance (esr) vs output current, t a = 25 c 23 vs output current, t j = 125 c 24 tps767d301, tps767d318, tps767d325 dual-output low-dropout voltage regulators slvs209c ? july 1999 ? revised february 2002 8 post office box 655303 ? dallas, texas 75265 typical characteristics figure 2 i o ? output current ? a output voltage vs output current 3.2830 3.2815 3.2800 0.1 0.3 3.2825 3.2820 3.2810 0.2 0.8 1 3.2835 0 0.9 ? output voltage ? v v o 3.2805 0.4 0.5 0.6 0.7 v o = 3.3 v v i = 4.3 v t a = 25 c figure 3 i o ? output current ? a ? output voltage ? v v o output voltage vs output current 0.1 0.3 0.2 0.8 1 0 0.9 0.4 0.5 0.6 0.7 v o = 1.8 v v i = 2.8v t a = 25 c 1.7965 1.7960 1.7955 1.7950 1.7945 1.7940 figure 4 i o ? output current ? a output voltage vs output current 2.4955 2.4940 2.4920 0.1 0.3 2.4950 2.4945 2.4935 0.2 0.4 0.6 2.4960 0 0.5 ? output voltage ? v v o v o = 2.5 v v i = 3.5 v t a = 25 c 2.4930 2.4925 0.8 0.7 0.9 1 figure 5 t a ? free-air temperature ? c output voltage vs free-air temperature ? output voltage ? v v o 3.31 3.28 3.25 ? 40 0 3.30 3.29 3.27 ? 20 100 140 3.32 ? 60 120 3.26 20 40 60 80 v o = 3.3 v v i = 4.3 v i o = 1 a i o = 1 ma tps767d301, tps767d318, tps767d325 dual-output low-dropout voltage regulators slvs209c ? july 1999 ? revised february 2002 9 post office box 655303 ? dallas, texas 75265 typical characteristics figure 6 t a ? free-air temperature ? c output voltage vs free-air temperature ? output voltage ? v v o 1.800 1.785 ? 40 0 1.810 1.805 1.795 ? 20 100 140 1.815 ? 60 120 1.790 20 40 60 80 i o = 1 ma i o = 1 a v o = 1.8 v v i = 2.8 v figure 7 t a ? free-air temperature ? c output voltage vs free-air temperature ? output voltage ? v v o ? 40 0 ? 20 100 ? 60 120 20 40 60 80 2.515 2.500 2.480 2.510 2.505 2.495 2.490 2.485 v o = 2.5 v v i = 3.5 v i o = 1 a i o = 1 ma t a ? free-air temperature ? c ground current vs free-air temperature ground current ? a 92 84 72 90 88 82 80 78 76 74 86 ? 40 0 ? 20 100 ? 60 120 20 40 60 80 140 v o = 3.3 v v i = 4.3 v i o = 500 ma i o = 1 a i o = 1 ma figure 8 figure 9 t a ? free-air temperature ? c ground current vs free-air temperature ground current ? a 94 86 74 92 90 84 82 80 78 76 88 ? 40 0 ? 20 100 ? 60 120 20 40 60 80 140 i o = 500 ma i o = 1 a i o = 1 ma 96 v o = 1.8 v v i = 2.8 v tps767d301, tps767d318, tps767d325 dual-output low-dropout voltage regulators slvs209c ? july 1999 ? revised february 2002 10 post office box 655303 ? dallas, texas 75265 typical characteristics figure 10 100k 10k psrr ? power supply ripple rejection ? db f ? frequency ? hz power supply ripple rejection vs frequency 70 60 50 40 30 20 10 0 ? 10 90 80 1k 100 10 1m v o = 3.3 v v i = 4.3 v c o = 10 f i o = 1 a t a = 25 c figure 11 f ? frequency ? hz 10 2 10 3 10 4 10 5 10 ? 5 10 ? 6 10 ? 8 10 ? 7 output spectral noise density vs frequency i o = 7 ma i o = 1 a v i = 4.3 v c o = 10 f t a = 25 c ? output spectral noise density ? v/ hz v n figure 12 f ? frequency ? khz ? output impedance ? z o ? output impedance vs frequency 10 1 10 2 10 5 10 6 0 10 ? 1 10 ? 2 10 4 10 3 i o = 1 ma i o = 1 a v i = 4.3 v c o = 10 f t a = 25 c figure 13 t a ? free-air temperature ? c ? 40 0 20 120 10 3 ? 60 40 60 80 100 ? dropout voltage ? mv v do dropout voltage vs free-air temperature 10 2 10 1 10 0 10 ? 1 10 ? 2 ? 20 140 i o = 1 a i o = 10 ma i o = 0 v o = 3.3 v c o = 10 f tps767d301, tps767d318, tps767d325 dual-output low-dropout voltage regulators slvs209c ? july 1999 ? revised february 2002 11 post office box 655303 ? dallas, texas 75265 typical characteristics figure 14 v o ? change in 20 0 3.8 2.8 line transient response v i t ? time ? s 060 40 20 80 100 140 120 160 180 200 ? input voltage ? v ? output voltage ? mv v o = 1.8 v i l = 10 ma c l = 10 f t a = 25 c ? 20 figure 15 t ? time ? s load transient response i ? output current ? a o v o ? change in ? output voltage ? mv v o = 1.8 v v i = 2.8 v c l = 100 f t a = 25 c 1 0.5 0 060 40 20 80 100 140 120 160 180 200 0 50 100 ? 50 ? 100 figure 16 line transient response t ? time ? s v o ? change in v i ? input voltage ? v ? output voltage ? mv 5.3 60 40 20 80 100 140 120 160 180 200 v o = 3.3 v c l = 10 f t a = 25 c 0 4.3 10 0 ? 10 figure 17 t ? time ? s load transient response i ? output current ? a o v o ? change in ? output voltage ? mv 1 0.5 60 40 20 80 100 140 120 160 180 200 0 v o = 3.3 v c l =100 f t a = 25 c 0 0 50 100 ? 50 ? 100 tps767d301, tps767d318, tps767d325 dual-output low-dropout voltage regulators slvs209c ? july 1999 ? revised february 2002 12 post office box 655303 ? dallas, texas 75265 typical characteristics figure 18 t ? time ? s output voltage vs time (at startup) 3 2 60 40 20 80 100 140 120 160 180 200 0 v o ? output voltage ? v 0 1 4 enable pulse ? v 0 figure 19 v i ? input voltage ? v 600 300 0 34 500 400 200 3.5 2.5 ? dropout voltage ? mv 100 4.5 5 dropout voltage vs input voltage v do 900 800 700 t a = 125 c t a = ? 40 c t a = 25 c i o = 1a in en out + gnd c o esr r l v i to load figure 20. test circuit for typical regions of stability (figures 21 through 24) (fixed output options) tps767d301, tps767d318, tps767d325 dual-output low-dropout voltage regulators slvs209c ? july 1999 ? revised february 2002 13 post office box 655303 ? dallas, texas 75265 typical characteristics figure 21 0.1 0 200 400 600 800 1000 typical region of stability equivalent series resistance ? vs output current 10 i o ? output current ? ma esr ? equivalent series restance ? ? 1 v o = 3.3v c l = 4.7 f v i = 4.3v t a = 25 c region of stability region of instability figure 22 typical region of stability equivalent series resistance ? vs output current i o ? output current ? ma esr ? equivalent series resistance ? ? 0.1 0 200 400 600 800 1000 10 1 region of stability region of instability v o = 3.3 v c l = 4.7 f v i = 4.3 v t j = 125 c figure 23 0.1 0 200 400 600 800 1000 typical region of stability equivalent series resistance ? vs output current 10 i o ? output current ? ma esr ? equivalent series restance ? ? 1 region of instability region of stability v o = 3.3v c l = 22 f v i = 4.3v t a = 25 c figure 24 typical region of stability equivalent series resistance ? vs output current 0.1 0 200 400 600 800 1000 10 1 i o ? output current ? ma v o = 3.3v c l = 22 f v i = 4.3v t j = 125 c region of stability region of instability esr ? equivalent series resistance ? ? ? equivalent series resistance (esr) refers to the total series resistance, including the esr of the capacitor, any series resist ance added externally, and pwb trace resistance to c o . tps767d301, tps767d318, tps767d325 dual-output low-dropout voltage regulators slvs209c ? july 1999 ? revised february 2002 14 post office box 655303 ? dallas, texas 75265 application information the features of the tps767d3xx family (low-dropout voltage, ultra low quiescent current, power-saving shutdown mode, and a supply-voltage supervisor) and the power-dissipation properties of the tssop powerpad package have enabled the integration of the dual ldo regulator with high output current for use in dsp and other multiple voltage applications. figure 25 shows a typical dual-voltage dsp application. nc nc 1gnd 1en 1in 1in nc nc 2gnd 2en 2in 2in nc nc 1reset nc nc 1fb/nc 1out 1out 2reset nc nc nc 2out 2out nc nc 28 27 26 25 24 23 22 21 20 19 18 17 16 15 1 2 3 4 5 6 7 8 9 10 11 12 13 14 c1 1 f u1 tps767d325 c2 33 f 3.3 v gnd r1 100 k ? r2 100 k ? 5 v pg d3 dl5817 d1 d2 2.5 v dl4148 c3 33 f cv dd (core supply) dv dd (i/o supply) gnd vc549 dsp + reset to dsp c0 1 f figure 25. dual-voltage dsp application dsp power requirements include very high transient currents that must be considered in the initial design. this design uses higher-valued output capacitors to handle the large transient currents. device operation the tps767d3xx features very low quiescent current, which remain virtually constant even with varying loads. conventional ldo regulators use a pnp pass element, the base current of which is directly proportional to the load current through the regulator (i b = i c / ). close examination of the data sheets reveals that these devices are typically specified under near no-load conditions; actual operating currents are much higher as evidenced by typical quiescent current versus load current curves. the tps767d3xx uses a pmos transistor to pass current; because the gate of the pmos is voltage driven, operating current is low and invariable over the full load range. the tps767d3xx specifications reflect actual performance under load condition. tps767d301, tps767d318, tps767d325 dual-output low-dropout voltage regulators slvs209c ? july 1999 ? revised february 2002 15 post office box 655303 ? dallas, texas 75265 another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. the resulting drop in forces an increase in i b to maintain the load. during power up, this translates to large start-up currents. systems with limited supply current may fail to start up. in battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. the tps767d3xx quiescent current remains low even when the regulator drops out, eliminating both problems. the tps767d3xx family also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to under 2 a. if the shutdown feature is not used, en should be tied to ground. response to an enable transition is quick; regulated output voltage is typically reestablished in 120 s. minimum load requirements the tps767d3xx family is stable even at zero load; no minimum load is required for operation. fb - pin connection (adjustable version only) the fb pin is an input pin to sense the output voltage and close the loop for the adjustable option. the output voltage is sensed through a resistor divider network as is shown in figure 27 to close the loop. normally, this connection should be as short as possible; however, the connection can be made near a critical circuit to improve performance at that point. internally, fb connects to a high-impedance wide-bandwidth amplifier and noise pickup feeds through to the regulator output. routing the fb connection to minimize/avoid noise pickup is essential. in fixed output options this pin is a no connect. external capacitor requirements an input capacitor is not required; however, a ceramic bypass capacitor (0.047 pf to 0.1 f) improves load transient response and noise rejection when the tps767d3xx is located more than a few inches from the power supply. a higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated. like all low dropout regulators, the tps767d3xx requires an output capacitor connected between out and gnd to stabilize the internal control loop. the minimum recommended capacitance value is 10 f and the esr (equivalent series resistance) must be between 50 m ? and 1.5 ? . capacitor values 10 f or larger are acceptable, provided the esr is less than 1.5 ? . solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described previously. tps767d301, tps767d318, tps767d325 dual-output low-dropout voltage regulators slvs209c ? july 1999 ? revised february 2002 16 post office box 655303 ? dallas, texas 75265 external capacitor requirements (continued) when necessary to achieve low height requirements along with high output current and/or high ceramic load capacitance, several higher esr capacitors can be used in parallel to meet the previous guidelines. reset out out 6 5 4 in in en gnd 3 28 24 23 v i c1 0.1 f 50 v reset v o 10 f + tps767d3xx c o 250 k ? figure 26. typical application circuit (fixed versions) for single channel programming the tps767d301 adjustable ldo regulator the output voltage of the tps767d301 adjustable regulator is programmed using an external resistor divider as shown in figure 27. the output voltage is calculated using: v o v ref 1 r1 r2 (1 ) where: v ref = 1.1834 v typ (the internal reference voltage) resistors r1 and r2 should be chosen for approximately 50- a divider current. lower value resistors can be used but offer no inherent advantage and waste more power. higher values should be avoided as leakage currents at fb increase the output voltage error. the recommended design procedure is to choose r2 = 30.1 k ? to set the divider current at 50 a and then calculate r1 using: r1 v o v ref 1 r2 (2) output voltage r1 r2 2.5 v 3.3 v 3.6 v 4 75v unit 33.2 53.6 61.9 90.8 30.1 30.1 30.1 30.1 k ? k ? k ? k ? output voltage programming guide v o v i reset out fb / nc r1 r2 gnd en in <0.5v >2.7 v tps767d301 reset output 0.1 f 250 k ? + 10 f c o figure 27. tps767d301 adjustable ldo regulator programming tps767d301, tps767d318, tps767d325 dual-output low-dropout voltage regulators slvs209c ? july 1999 ? revised february 2002 17 post office box 655303 ? dallas, texas 75265 reset indicator the tps767d3xx features a reset output that can be used to monitor the status of the regulator. the internal comparator monitors the output voltage: when the output drops to 95% (typical) of its regulated value, the reset output transistor turns on, taking the signal low. the open-drain output requires a pullup resistor. if not used, it can be left floating. reset can be used to drive power-on reset circuitry or as a low-battery indicator. regulator protection the tps767d3xx pmos-pass transistor has a built-in back-gate diode that safely conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). current is conducted from the output to the input and is not internally limited. when extended reverse voltage is anticipated, external limiting may be appropriate. the tps767d3xx also features internal current limiting and thermal protection. during normal operation, the tps767d3xx limits output current to approximately 1.7 a. when current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. while current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. if the temperature of the device exceeds 150 c(typ), thermal-protection circuitry shuts it down. once the device has cooled below 130 c(typ), regulator operation resumes. power dissipation and junction temperature specified regulator operation is assured to a junction temperature of 125 c; the maximum junction temperature should be restricted to 125 c under normal operating conditions. this restriction limits the power dissipation the regulator can handle in any given application. to ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, p d(max) , and the actual dissipation, p d , which must be less than or equal to p d(max) . the maximum-power-dissipation limit is determined using the following equation: p d(max) t j max t a r ja where: t j max is the maximum allowable junction temperature t a is the ambient temperature. r ja is the thermal resistance junction-to-ambient for the package, i.e., 27.9 c/w for the 28-terminal pwp with no airflow. the regulator dissipation is calculated using: p d v i v o i o power dissipation resulting from quiescent current is negligible. excessive power dissipation will trigger the thermal protection circuit. tps767d301, tps767d318, tps767d325 dual-output low-dropout voltage regulators slvs209c ? july 1999 ? revised february 2002 18 post office box 655303 ? dallas, texas 75265 mechanical data pwp (r-pdso-g**) powerpad ? plastic small-outline package 4073225/e 03/97 0,50 0,75 0,25 0,15 nom thermal pad (see note d) gage plane 28 24 7,70 7,90 20 6,40 6,60 9,60 9,80 6,60 6,20 11 0,19 4,50 4,30 10 0,15 20 a 1 0,30 1,20 max 16 14 5,10 4,90 pins ** 4,90 5,10 dim a min a max 0,05 seating plane 0,65 0,10 m 0,10 0 ? 8 20-pin shown notes: a. all linear dimensions are in millimeters. b. this drawing is subject to change without notice. c. body dimensions do not include mold flash or protrusions. d. the package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. this pad is electric ally and thermally connected to the backside of the die and possibly selected leads. e. falls within jedec mo-153 powerpad is a trademark of texas instruments incorporated. important notice texas instruments incorporated and its subsidiaries (ti) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. all products are sold subject to ti ? s terms and conditions of sale supplied at the time of order acknowledgment. ti warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with ti ? s standard warranty. testing and other quality control techniques are used to the extent ti deems necessary to support this warranty. except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. ti assumes no liability for applications assistance or customer product design. customers are responsible for their products and applications using ti components. to minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. ti does not warrant or represent that any license, either express or implied, is granted under any ti patent right, copyright, mask work right, or other ti intellectual property right relating to any combination, machine, or process in which ti products or services are used. information published by ti regarding third ? party products or services does not constitute a license from ti to use such products or services or a warranty or endorsement thereof. use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from ti under the patents or other intellectual property of ti. reproduction of information in ti data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. reproduction of this information with alteration is an unfair and deceptive business practice. ti is not responsible or liable for such altered documentation. resale of ti products or services with statements different from or beyond the parameters stated by ti for that product or service voids all express and any implied warranties for the associated ti product or service and is an unfair and deceptive business practice. ti is not responsible or liable for any such statements. mailing address: texas instruments post office box 655303 dallas, texas 75265 copyright ? 2002, texas instruments incorporated |
Price & Availability of TPS767D301PWPR
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |