Part Number Hot Search : 
01209 XC4000E 2SC3298A XC4000E 1N5527 MAX3212 SM101 02210
Product Description
Full Text Search
 

To Download ICS554-01 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  ICS554-01 mds 554-01 a 1 revision 031901 integrated circuit systems  525 race street, san jose, ca 95126  tel (408) 295-9800  www.icst.com l ow s kew 1 to 4 c lock b uffer pecl i n , pecl o ut preliminary information description the ICS554-01 is a low skew clock buffer with a single complimentary pecl input to four pecl outputs. part of ics? clock blocks tm family, this is our lowest skew pecl clock buffer. for parts which do not require pecl inputs or outputs, see the ics553 for a 1 to 4 low skew buffer, or the ics552-02 for a 1 to 8 low skew buffer. for more than 8 outputs see the mk74cbxxx buffalo tm series of clock drivers. ics makes many non-pll and pll based low skew output devices as well as zero delay buffers to synchronize clocks. contact us for all of your clocking needs. features ? outputs are skew matched to within 50ps  packaged in 16 pin tssop  one pecl input to 4 pecl output clock drivers  operating voltages of 3.3v to 5v block diagram in in res vdd 0.01mf 1.1k ? q0 q0 vdd 62? 62? 270? 270? q1 q1 vdd 62? 62 ? 270? 270? q2 q2 vdd 62? 62? 270? 270? q3 q3 vdd 62? 62? 270? 270?
l ow s kew 1 to 4 c lock b uffer pecl i n , pecl o ut mds 554-01 a 2 revision 031901 integrated circuit systems  525 race street, san jose, ca 95126  tel (408) 295-9800  www.icst.com preliminary information ICS554-01 pin assignment pin descriptions 12 1 11 2 10 3 9 nc 4 vdd 5 6 vdd 7 q0 8 q3 q3 q2 q1 in gnd gnd 16 15 14 13 in res 16 pin tssop q0 q1 q2 pin number pin name pin type pin description 1 nc - no connect. 2 vdd power connect to +2.5 v, +3.3v or +5.0v. must be the same as pin 15. 3q0 output clock output q0 4 q0 output clock output q0 5 q1 output clock output q1 6q1 output clock output q1 7 gnd power ground 8 in input pecl clock input 9in input complementary pecl clock input 10 gnd power ground 11 q2 output clock output q2 12 q2 output clock output q2 13 q3 output clock output q3 14 q3 output clock output q3 15 vdd power connect to +2.5v, +3.3v or +5.0v. must be the same as pin 2 16 res input bias resistor input.
l ow s kew 1 to 4 c lock b uffer pecl i n , pecl o ut mds 554-01 a 3 revision 031901 integrated circuit systems  525 race street, san jose, ca 95126  tel (408) 295-9800  www.icst.com preliminary information ICS554-01 external components the ICS554-01 requires a decoupling capacitor of 0.01 f to be connected between vdd on pin 2 and gnd on pin 7, as well as between vdd on pin 15 and gnd on pin 10. these decoupling capacitors should be placed as close to the device as possible. a 0.01 f capacitor must be placed between the res (pin 16) and ground, also, a resistor must be connected between the res (pin 16) and vdd. another eight resistors are needed for the pecl outputs as shown on the block diagram on page 1. suggested values of these resistors are shown in the block diagram, but they can be varied to change the differential pair output swing, and the dc level. refer to application note, man09. to achieve the low output skews that the ICS554-01 is capable of, careful attention must be paid to board layout. essentially, all 8 outputs must have identical terminations, identical loads, and identical trace geometries. if they do not, the output skew will be degraded. for example, using a 30 ? series termination on one output (with 33 ? on the others) will cause at least 15ps of skew. absolute maximum ratings stresses above the ratings listed below can cause permanent damage to the ICS554-01. these ratings, which are standard values for ics commercially rated parts, are stress ratings only. functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. exposure to absolute maximum rating conditions for extended periods can affect product reliability. electrical parameters are guaranteed only over the recommended operating temperature range. recommended operation conditions item rating supply voltage, vdd 7v all inputs and outputs -0.5v to vdd+0.5v ambient operating temperature 0 to +70 c storage temperature -65 to +150 c junction temperature 175 c soldering temperature 260 c parameter min. typ. max. units ambient operating temperature 0 ? +70 c power supply voltage (measured in respect to gnd) +3.15 +5.25 v
l ow s kew 1 to 4 c lock b uffer pecl i n , pecl o ut mds 554-01 a 4 revision 031901 integrated circuit systems  525 race street, san jose, ca 95126  tel (408) 295-9800  www.icst.com preliminary information ICS554-01 dc electrical characteristics vdd=3.3v 5%, ambient temperature 0 to +70 c, unless stated otherwise notes: 1. v oh and v ol can be set by the external resistor values on the pecl outputs. 2. idd includes the current through the external resistors which can be modified. ac electrical characteristics vdd = 3.3v 5% , ambient temperature 0 to +70 c, unless stated otherwise parameter symbol conditions min. typ. max. units operating voltage vdd 3.15 5.25 v peak to peak input voltage in 0.3 1.0 v input common mode range in vdd=3.3v vdd-2.0 vdd-0.6 v input common mode range in vdd=5v vdd-3.7 vdd-0.6 v input high voltage, oe v ih ? 2 ? vdd v input low voltage, oe v il ??? 0.4 v output high voltage v oh note 1 vdd-1.2 v output low voltage v ol note 1 ?? vdd-2.0 v operating supply current idd no load, 135 mhz 67 ma short circuit current, 2.5v i os 40 ma short circuit current, 3.3v i os 50 ma short circuit current, 5v i os 60 ma parameter symbol conditions min. typ. max. units input frequency 0 200 mhz propagation delay (vdd=3.3v) 4 ns propagation delay (vdd=5v) 3 ns output to output skew. crossing point of pair 0 50 ps
l ow s kew 1 to 4 c lock b uffer pecl i n , pecl o ut mds 554-01 a 5 revision 031901 integrated circuit systems  525 race street, san jose, ca 95126  tel (408) 295-9800  www.icst.com preliminary information ICS554-01 package outline and package dimensions (16 pin tssop, 173 mil. narrow body) package dimensions are kept current with jedec publication no. 95 ordering information while the information presented herein has been checked for both accuracy and reliability, integrated circuit systems (ics) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which wou ld result from its use. no other circuits, patents, or licenses are implied. this product is intended for use in normal commercial applications. any other applications such as those requiring extended temperature range, high reliability, or other extraordina ry environmental requirements are not recommended without additional processing by ics. ics reserves the right to change any circuitry or specifications without notice. ics does not authorize or warrant any ics product for use in life support devices o r critical medical instruments. part / order number marking (both) shipping packaging package temperature ics554g-01 ics (top line) tubes 16 pin tssop 0 to +70 c ics554g-01t 554g-01 (2nd line) tape and reel 16 pin tssop 0 to +70 c d e h c b e a a l millimeters inches symbol minmaxminmax a -- 1.20 -- 0.047 a 0.05 0.15 0.002 0.006 b 0.19 0.30 0.007 0.012 c 0.09 0.20 0.0035 0.008 d 4.90 5.10 0.193 0.201 e 4.30 4.50 0.169 0.177 e 0.65 basic 0.0256 basic h 6.40 basic 0.252 basic l 0.45 0.75 0.018 0.030


▲Up To Search▲   

 
Price & Availability of ICS554-01

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X