? 2001 california micro devices corp. all rights reserved. 4/24/2001 1 pacs1284 california micro devices 215 topaz street, milpitas, california 95035 tel: (408) 263-3214 fax: (408) 263-7846 www.calmicro.com p/active? ieee 1284 ecp/epp termination network features ? single chip ieee 1284 parallel port termination 28 pin qsop package, smallest physical solution 17 terminating lines in a single package in system esd protection to 8kv, hbm in system esd protection to 4kv per iec1000-4-2 protects downstream devices to 30v product description california micro devices? pacs1284 parallel port termination network provides a complete integrated solution for the entire ieee 1284 interface in a single qsop package. advanced, enhanced high-speed parallel ports, con- forming to the ieee 1284 standard, are used to provide communications with external devices such as tape back-up drives, zip drives, printers, parallel port scsi adapters, external lan adapters, scanners, video capture, and other pc peripherals. these advanced ports support bi-directional transfers to 2mb/sec. to effectively support these higher transfer data rates, the ieee 1284 standard recommends a combined termina- tion, pull-up filter network between the driver/receiver and the cable at both ends of the parallel port interface. in addition, government emc compatibility requirements impose strict filtering on the parallel port. california micro devices? pacs1284 parallel port termination network addresses all of these requirements by provid- applications ecp/epp parallel port termination pc peripherals notebook and desktop computers engineering workstations and servers c1420800 schematic configuration ing a seventeen line, ieee 1284 compliant network in a thin film integrated circuit. the device provides a com- plete parallel port termination solution for space critical applications by integrating a total of 43 discrete compo- nents. in addition, all i/o pins are esd protected for contact discharges up to 4kv per the human body model. however, the output pins of the device which have the highest probability of exposure to esd pulses are protected to 8kv, hbm, thereby providing the necessary robustness for the port?s application environ- ment. california micro devices? p/active technology provides high reliability and low cost through manufacturing efficiency. the resistors and capacitors are fabricated using proprietary state-of-the-art thin film technology. california micro devices? solution is silicon-based and has the same reliability characteristics as today?s integrated circuits. r1 r1 r1 r1 r1 15 c c c c cc 14 13 12 11 10 9 8 7 5 6 4 3 1 17 18 19 21 22 23 24 25 26 27 16 r1 c r2 r1 c r2 r1 c r2 r1 c r2 r1 c r2 r1 r1 c r2 r1 c r2 r1 c r2 r1 c r2 gnd 2 28 20 v cc c r1 c r1 n o i t a m r o f n i g n i r e d r o t r a p d r a d n a t s e g a k c a pr e b m u n t r a p g n i r e d r o e d o c c rs n i pe l y t ss e b u tl e e r & e p a tg n i k r a m t r a p 2 08 2p o s qt / q 2 0 - 4 8 2 1 s c a pr / q 2 0 - 4 8 2 1 s c a pq 2 0 4 8 2 1 s c a p 4 08 2p o s qt / q 4 0 - 4 8 2 1 s c a pr / q 4 0 - 4 8 2 1 s c a pq 4 0 4 8 2 1 s c a p
?2001 california micro devices corp. all rights reserved. 4/24/2001 215 topaz street, milpitas, california 95035 tel: (408) 263-3214 fax: (408) 263-7846 www.calmicro.com 2 pacs1284 california micro devices s n o i t a c i f i c e p s d r a d n a t s ) r ( e c n a r e l o t e t u l o s b a% 0 1 ) c ( e c n a r e l o t e t u l o s b a% 0 2 e g n a r e r u t a r e p m e t g n i t a r e p oc 0 7 o t c 0 v c c x a m v 6 r o t s i s e r / g n i t a r r e w o pw m 0 0 1 t n e r r u c e g a k a e l m u m i x a m v t a ( c c ) x a m5 2 @ a 1c : e g a t l o v p m a l c l a n g i s p m a l c e v i t i s o p p m a l c e v i t a g e n v 6 > v 6 ? < e r u t a r e p m e t e g a r o t sc 0 5 1 o t c 5 6 ? g n i t a r r e w o p e g a k c a px a m , w 0 0 . 1 s n o i t a c i f i c e p s d s e * n o i t c e t o r p d s en i mx a m ) 1 e t o n ( 5 1 0 3 d o h t e m , l e d o m y d o b n a m u h , o / i y n a t a e g a t l o v e g r a h c s i d k a e p v k 4 ? v k 4 ) 2 e t o n ( m b h , n o i t c e t o r p m e t s y s n i v k 8 ? v k 8 ) 2 , 1 e t o n ( 2 l e v e l , 2 - 4 - 0 0 0 1 c e i , n o i t c e t o r p m e t s y s n i v k 4 ? v k 4 ) 2 , 1 e t o n ( m b h , s e s l u p d s e v k 8 @ e g a t l o v p m a l c l e n n a h c v 0 3 ? v 0 3 note 1: human body model per mil-std-883, method 3015 c discharge = 100pf, r discharge = 1.5 k ? , pin 20 @ 5v and pin 22 @ ground. esd contact discharge from i/o pins 1, 2, 8, 10, 12, 15, 16, 17, 18, 19, 21, 23 through 28 to ground (pin22), one at a time. note 2: pin 22 grounded, pin 20 to v cc , all other pins are open. esd contact discharge between ground and pins 1, 2, 8, 10, 12, 15, 16, 17, 18, 19, 21, 23 through 28, one at a time. note 3: standard iec 1000-4-2 with c discharge = 150pf, r discharge = 330 ? , pin 20 @ 5v and pin 22 @ ground. * guaranteed by design f ce s e u l a v d r a d n a t s ( 1 r ? )( 2 r ? )) p (d o c c r k 2 . 23 30 2 22 0 k 7 . 43 30 8 14 0
? 2001 california micro devices corp. all rights reserved. 4/24/2001 3 pacs1284 california micro devices 215 topaz street, milpitas, california 95035 tel: (408) 263-3214 fax: (408) 263-7846 www.calmicro.com application information the ieee 1284 specification requires both termination and emi filtering on a total of 17 signal lines. control and status lines (8 in total) only require a pull-up resistor and a filter capacitor. the data lines and strobe also require a series termination resistor in addition to the pull resistors and filter capacitors. see table 1 and schematic diagram. e m a n l a n g i s n o i t a n i m r e t s e i r e s 8 a t a d - 1 a t a ds e y e b o r t ss e y t i n id e r i u q e r t o n t x d e e f o t u ad e r i u q e r t o n n i t c e l e sd e r i u q e r t o n k c ad e r i u q e r t o n y s u bd e r i u q e r t o n y t p m e r e p a pd e r i u q e r t o n t c e l e sd e r i u q e r t o n t l u a fd e r i u q e r t o n ieee 1284 defines three interface connectors: 1284-a is a 25-pin db series connector which is the defacto pc standard for the host connection. 1284-b is a 36-pin, 0.085 inch centerline connector used on the peripheral device. 1284-c is a new 36-pin, 0.050 inch centerline connector which can be used for both host and peripheral. figure 1 shows a possible hook-up between the 1284-a connector on a pc motherboard and the pacs1284, illustrat- ing how the pin configuration of the pacs1284 allows for easy interconnects between the two. the dotted i/o signals of the pacs1284 will typically be connected to a super i/o chip on the motherboard. figure 2 shows a possible hook-up between the 1284-b connector on a peripheral and the pacs1284. figure 3 shows a possible hook-up between the 1284-c connector and the pacs1284. table 1. 1 14 1 19 1 1 1 1 2 20 = flow through signals = gnd =v cc super 1284 super 1284 super 1284 1284-a connector host 1284-b connector peripheral 1284-c connector host/peripheral 25 13 36 18 36 18 19 sample hook-ups of ieee 1284 connectors and pacs1284. (connector and pacs1284 not drawn to scale) figure 1. figure 2. figure 3.
?2001 california micro devices corp. all rights reserved. 4/24/2001 215 topaz street, milpitas, california 95035 tel: (408) 263-3214 fax: (408) 263-7846 www.calmicro.com 4 pacs1284 california micro devices s t u o n i p r o t c e n n o c 4 8 2 1 e e e i n i p r e b m u n a - 4 8 2 1 b u s d n i p - 5 2 b - 4 8 2 1 p m a h c n i p - 6 3 c b - 4 8 2 1 y t i s n e d h g i h n i p - 6 3 1e b o r t se b o r t sy s u b 21 a t a d1 a t a dt c e l e s 32 a t a d2 a t a dk c a 43 a t a d3 a t a dt l u a f 54 a t a d4 a t a dr o r r e p 65 a t a d5 a t a d1 a t a d 76 a t a d6 a t a d2 a t a d 87 a t a d7 a t a d3 a t a d 98 a t a d8 a t a d4 a t a d 0 1k c ak c a5 a t a d 1 1y s u by s u b6 a t a d 2 1r o r r e pr o r r e p7 a t a d 3 1t c e l e st c e l e s8 a t a d 4 1d f o t u ad f o t u at i n i 5 1t l u a fd e n i f e d t o ne b o r t s 6 1t i n id n u o r g c i g o ln i t c e l e s 7 1n i t c e l e sd n u o r g s i s s a h cd f o t u a 8 1d n u o r gh g i h c i g o l l a r e h p i r e ph g i h c i g o l t s o h 9 1d n u o r gd n u o r gd n u o r g 0 2d n u o r gd n u o r gd n u o r g 1 2d n u o r gd n u o r gd n u o r g 2 2d n u o r gd n u o r gd n u o r g 3 2d n u o r gd n u o r gd n u o r g 4 2d n u o r gd n u o r gd n u o r g 5 2d n u o r gd n u o r gd n u o r g 6 2d n u o r gd n u o r g 7 2d n u o r gd n u o r g 8 2d n u o r gd n u o r g 9 2d n u o r gd n u o r g 0 3d n u o r gd n u o r g 1 3t i n id n u o r g 2 3t l u l a fd n u o r g 3 3d e n i f e d t o nd n u o r g 4 3d e n i f e d t o nd n u o r g 5 3d e n i f e d t o nd n u o r g 6 3n i t c e l e sh g i h c i g o l l a r e h p i r e p table 2 defines the signals for the three connectors. table 2 when connecting a 1284-a host to a 1284-b peripheral the ? peripheral logic high ? signal is not used. similarly, when a 1284-a host is connected to a 1284-c peripheral the ? peripheral logic high ? and ? host logic high ? are not used. these two signals are optionally used to detect a ? power off ? or ? cable disconnect ? state for host and peripheral respectively.
? 2001 california micro devices corp. all rights reserved. 4/24/2001 5 pacs1284 california micro devices 215 topaz street, milpitas, california 95035 tel: (408) 263-3214 fax: (408) 263-7846 www.calmicro.com figure 4 shows typical insertion loss graphs for the pacs1284 for data and strobe signals. the curves are depen- dent on the physical location of the filter elements with respect to the ground and v cc terminals of the device. these graphs are measured in a 50 ohm environment. the signal is introduced at the series resistor input and the output is measured at the corresponding filter capacitor. the graphs labeled a,b, and c are measured between 14 (input) and 16 (output), pin 3 (input) and 26 (output), and pin 6 (input) and 23 (output), respectively. the a graph depicts ? worst case ? filter performance, while c represents a ? best case ? situation. graphs of all other filter elements will fall in between these two. figure 4. typical filter insertion loss for pacs1284 (s 12 in db, t a = 25 o c) filter insertion loss is measured using hewlett packard hp 8753c analyzer 0 -10 -20 -30 -40 -50 sin db a b c 12 300 450 (frequency, mhz) 600 750 900 1050 1200
|
