View BX80531P170G128_3114485.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

intel ? celeron ? processor in the 478-pin package up to 1.80 ghz datasheet the intel ? celeron ? processor in the 478-pin package up to 1.80 ghz expands intel ? s processor family into the value-priced pc market segment. intel celeron processors provide the value customer the capability to affordably get onto the internet, and utilize educational programs, home-office software and productivity applications. all of intel ? s celeron processors include an integrated l2 cache, and are built on intel's advanced cmos process technology. the intel celeron processor is backed by over 30 years of intel experience in manufacturing high-quality, reliable microprocessors. available at 1.70 and 1.80 ghz binary compatible with applications running on previous members of the intel microprocessor line system bus frequency at 400 mhz. rapid execution engine: arithmetic logic units (alus) run at twice the processor core frequency. hyper pipelined technology. advanced dynamic execution ? very deep out-of-order execution ? enhanced branch prediction 8 kb level 1 data cache level 1 execution trace cache stores 12k micro-ops and removes decoder latency from main execution loops 128 kb advanced transfer cache (on-die, full speed level 2 (l2) cache) with error correction code (ecc) 144 streaming simd extensions 2 (sse2) instructions power management capabilities ? system management mode ? multiple low-power states optimized for 32-bit applications running on advanced 32-bit operating systems june 2002 document number: 290748-002
2 datasheet information in this document is provided solely to enable use of intel products. intel assumes no liability whatsoever, includi ng infringement of any patent or copyright, for sale and use of intel products except as provided in intel?s terms and conditions of sale for such pro ducts. information contained herein supersedes previously published specifications on these devices from intel. information in this document is provided in connection with intel products. no license, express or implied, by estoppel or othe rwise, to any intellectual property rights is granted by this document. except as provided in intel ? s terms and conditions of sale for such products, intel assumes no liability whatsoever, and intel disclaims any express or implied warranty, relating to sale and/or use of intel products including liabil ity or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property righ t. intel products are not intended for use in medical, life saving, or life sustaining applications. intel may make changes to specifications and product descriptions at any time, without notice. designers must not rely on the absence or characteristics of any features or instructions marked ? reserved ? or ? undefined. ? intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. the intel ? celeron ? processor in the 478-pin package may contain design defects or errors known as errata which may cause the product to deviate from published specifications. current characterized errata are available on request. contact your local intel sales office or your distributor to obtain the latest specifications and before placing your product o rder. copies of documents which have an ordering number and are referenced in this document, or other intel literature, may be obtain ed by calling 1-800- 548-4725 or by visiting intel ? s website at http://www.intel.com intel, intel logo, celeron, and pentium are trademarks or registered trademarks of intel corporation or its subsidiaries in the united states and other countries. * other names and brands may be claimed as the property of others. copyright ? 2002 intel corporation.
datasheet 3 intel ? celeron ? processor in the 478-pin package contents 1.0 introduction................................................................................................................ ......... 9 1.1 terminology........................................................................................................... 9 1.1.1 processor packaging terminology.........................................................10 1.2 references ..........................................................................................................11 2.0 electrical specifications................................................................................................... .13 2.1 system bus and gtlref ...................................................................................13 2.2 power and ground pins ......................................................................................13 2.3 decoupling guidelines ........................................................................................13 2.3.1 vcc decoupling ......................................................................................14 2.3.2 system bus agtl+ decoupling.............................................................14 2.3.3 system bus clock (bclk[1:0]) and processor clocking .......................14 2.3.4 phase lock loop (pll) power and filter...............................................16 2.4 reserved, unused, and testhi pins.................................................................18 2.5 system bus signal groups .................................................................................19 2.6 asynchronous gtl+ signals...............................................................................20 2.7 test access port (tap) connection....................................................................20 2.8 system bus frequency select signals (bsel[1:0])............................................20 2.9 maximum ratings................................................................................................21 2.10 processor dc specifications...............................................................................21 2.10.1 flexible motherboard guidelines (fmb).................................................22 2.11 agtl+ system bus specifications .....................................................................27 2.12 system bus ac specifications ............................................................................28 2.13 processor ac timing waveforms .......................................................................32 3.0 system bus signal quality specifications........................................................................39 3.1 bclk signal quality specifications and measurement guidelines.....................39 3.2 system bus signal quality specifications and measurement guidelines...........40 3.2.1 overshoot/undershoot guidelines .........................................................43 3.2.1.1 overshoot/undershoot magnitude ............................................43 3.2.1.2 overshoot/undershoot pulse duration......................................43 3.2.1.3 activity factor ............................................................................44 3.2.1.4 reading overshoot/undershoot specification tables...............44 3.2.1.5 determining if a system meets the over/undershoot specifications ............................................................................45 4.0 package mechanical specifications .................................................................................49 4.1 package load specifications ..............................................................................52 4.2 processor insertion specifications ......................................................................53 4.3 processor mass specifications ...........................................................................53 4.4 processor materials.............................................................................................53 4.5 processor markings.............................................................................................53 4.6 processor pin-out coordinates...........................................................................54 5.0 pin listing and signal definitions .....................................................................................57 5.1 intel ? celeron ? processor in the 478-pin package pin assignments .................57 5.2 signal descriptions..............................................................................................72
intel ? celeron ? processor in the 478-pin package 4 datasheet 6.0 thermal specifications and design considerations......................................................... 79 6.1 thermal specifications........................................................................................ 80 6.2 thermal analysis................................................................................................. 81 6.2.1 thermal solution performance............................................................... 81 6.2.2 measurements for thermal specifications............................................ 81 6.2.2.1 processor case temperature measurement ............................ 81 7.0 features .................................................................................................................... ....... 83 7.1 power-on configuration options ........................................................................ 83 7.2 clock control and low power states.................................................................. 83 7.2.1 normal state ? state 1 ........................................................................... 83 7.2.2 autohalt powerdown state ? state 2 .................................................. 83 7.2.3 stop-grant state ? state 3 ..................................................................... 85 7.2.4 halt/grant snoop state ? state 4 ........................................................ 85 7.2.5 sleep state ? state 5.............................................................................. 86 7.2.6 deep sleep state ? state 6 .................................................................... 86 7.3 thermal monitor .................................................................................................. 87 7.3.1 thermal diode........................................................................................ 88 8.0 boxed processor specifications....................................................................................... 89 8.1 mechanical specifications................................................................................... 90 8.1.1 boxed processor cooling solution dimensions ..................................... 90 8.1.2 boxed processor fan heatsink weight.................................................. 91 8.1.3 boxed processor retention mechanism and heatsink attach clip assembly ........................................................................................ 91 8.2 electrical requirements ...................................................................................... 92 8.2.1 fan heatsink power supply ................................................................... 92 8.3 thermal specifications........................................................................................ 94 8.3.1 boxed processor cooling requirements ............................................... 94 8.3.2 variable speed fan ............................................................................... 95 9.0 debug tools specifications.............................................................................................. 97 9.1 logic analyzer interface (lai)............................................................................. 97 9.1.1 mechanical considerations .................................................................... 97 9.1.2 electrical considerations........................................................................ 97
datasheet 5 intel ? celeron ? processor in the 478-pin package figures 1 typical vcciopll, vcca and vssa power distribution ...........................................16 2 phase lock loop (pll) filter requirements ......................................................17 3 vcc static and transient tolerance ....................................................................24 4 ac test circuit ....................................................................................................33 5 tck clock waveform..........................................................................................33 6 differential clock waveform................................................................................34 7 differential clock crosspoint specification..........................................................34 8 system bus common clock valid delay timings...............................................35 9 system bus reset and configuration timings....................................................35 10 source synchronous 2x (address) timings .......................................................36 11 source synchronous 4x timings ........................................................................37 12 power-on reset and configuration timings.......................................................37 13 thermtrip# power down sequenc e..............................................................38 14 test reset (trst#), async gtl+ input, and prochot# timing waveform ...38 15 tap valid delay timing waveform .....................................................................38 16 bclk signal integrity waveform.........................................................................40 17 low-to-high system bus receiver ringback tolerance.....................................41 18 high-to-low system bus receiver ringback tolerance.....................................41 19 low-to-high system bus receiver ringback tolerance for tap and pwrgood buffers.............................................................................................42 20 high-to-low system bus receiver ringback tolerance for tap and pwrgood buffers.............................................................................................42 21 maximum acceptable overshoot/undershoot waveform ...................................48 22 exploded view of processor components on a system board ..........................49 23 intel ? celeron ? processor in the 478-pin package.............................................50 24 processor cross-section and keep-in ................................................................51 25 processor pin detail............................................................................................51 26 ihs flatness specification ..................................................................................52 27 processor markings.............................................................................................53 28 processor pinout coordinates (top view, left side) ..........................................54 29 processor pinout coordinates (top view, right side)........................................55 30 example thermal solution for the intel ? celeron processor in the 478-pin package .......................................................................................79 31 guideline locations for case temperature (tc) thermocouple placement .......81 32 stop clock state machine ...................................................................................84 33 mechanical representation of the boxed intel ? celeron ? processor in the 478-pin package ......................................................................................89 34 side view space requirements for the boxed processor ..................................90 35 top view space requirements for the boxed processor ...................................91 36 boxed processor fan heatsink power cable connector description.................92 37 motherboard power header placement relative to processor socket...............93 38 boxed processor fan heatsink airspace keepout requirements (side 1 view) .......................................................................................................94 39 boxed processor fan heatsink airspace keepout requirements (side 2 view) .......................................................................................................95 40 boxed processor fan heatsink set points .........................................................95
intel ? celeron ? processor in the 478-pin package 6 datasheet tables 1 reference documents ........................................................................................ 11 2 voltage identification definition........................................................................... 15 3 system bus pin groups ...................................................................................... 19 4 bsel[1:0] frequency table for bclk[1:0] ......................................................... 20 5 processor dc absolute maximum ratings ......................................................... 21 6 voltage and current specifications..................................................................... 22 7 vcc static and transient tolerance .................................................................... 23 8 system bus differential bclk specifications ..................................................... 25 9 agtl+ signal group dc specifications ............................................................. 25 10 asynchronous gtl+ signal group dc specifications ........................................ 26 11 pwrgood and tap signal group dc specifications ...................................... 26 12 agtl+ bus voltage definitions........................................................................... 27 13 system bus differential clock specifications...................................................... 28 14 system bus common clock ac specifications .................................................. 29 15 system bus source synch ac specifications agtl+ signal group .................. 30 16 miscellaneous signals ac specifications ........................................................... 31 17 system bus ac specifications (reset conditions) ............................................. 31 18 tap signals ac specifications ........................................................................... 32 19 bclk signal quality specifications .................................................................... 39 20 ringback specifications for agtl+ and asynchronous gtl+ signal groups.... 40 21 ringback specifications for tap and pwrgood signal groups...................... 41 22 source synchronous (400 mhz) agtl+ signal group overshoot/undershoot tolerance ....................................................................... 46 23 source synchronous (200 mhz) agtl+ signal group overshoot/undershoot tolerance ....................................................................... 46 24 common clock (100 mhz) agtl+ signal group overshoot/undershoot tolerance ............................................................................................................ 47 25 asynchronous gtl+, pwrgood, and tap signal groups overshoot/undershoot tolerance ....................................................................... 47 26 description table for processor dimensions ...................................................... 50 27 package dynamic and static load specifications .............................................. 52 28 processor mass .................................................................................................. 53 29 processor material properties............................................................................. 53 30 pin listing by pin name ...................................................................................... 58 31 pin listing by pin number................................................................................... 65 32 signal description ............................................................................................... 72 33 intel ? celeron ? processor in the 478-pin package thermal design power ....... 80 34 power-on configuration option pins .................................................................. 83 35 thermal diode parameters ................................................................................. 88 36 thermal diode interface...................................................................................... 88 37 fan heatsink power and signal specifications................................................... 93 38 boxed processor fan heatsink set points ......................................................... 96
datasheet 7 intel ? celeron ? processor in the 478-pin package revision history revision description date -001 initial release. may 2002 -002 added 1.80 ghz specifications. june 2002
intel ? celeron ? processor in the 478-pin package 8 datasheet this page is intentionally left blank.
datasheet 9 intel ? celeron ? processor in the 478-pin package 1.0 introduction the intel ? celeron ? processor in the 478-pin package utilizes flip-chip pin grid array (fc-pga2) package technology, and plugs into a 478-pin surface mount, zero insertion force (zif) socket, referred to as the mpga478b socket. the celeron processor in the 478-pin package maintains the tradition of compatibility with ia-32 software. the celeron processor in the 478-pin package is designed for uni-processor based value pc desktop systems. features of processor include hyper pipelined technology, a 400 mhz system bus, and an execution trace cache. the 400 mhz system bus is a quad-pumped bus that is clocked with a 100 mhz system clock, making 3.2 gb/sec data transfer rates possible. the execution trace cache is a first level cache that stores approximately 12k decoded micro-operations, which removes the decoder from the main execution path. additional features include advanced dynamic execution, advanced transfer cache, enhanced floating point and multi-media unit, and streaming simd extensions 2 (sse2). the advanced dynamic execution improves speculative execution and branch prediction internal to the processor. the advanced transfer cache is a 128 kb, on-die level 2 (l2) cache. the floating point and multi- media units have 128 bit wide registers with a separate register for data movement. finally, sse2 support includes instructions for double-precision floating point, simd integer, and memory management. power management capabilities such as autohalt, stop-grant, sleep, and deep sleep have also been retained. the celeron processor in the 478-pin package 400 mhz system bus utilizes a split-transaction, deferred reply protocol. this system bus is not compatible with the p6 processor family bus. the 400 mhz system bus uses source-synchronous transfer (sst) of address and data to improve throughput by transferring data four times per bus clock (4x data transfer rate, as in agp 4x). along with the 4x data bus, the address bus can deliver addresses two times per bus clock, and is referred to as a ? double-clocked ? or 2x address bus. working together, the 4x data bus and 2x address bus provide a data bus bandwidth of up to 3.2 gb/second. intel will be enabling support components for the celeron processor in the 478-pin package including a heatsink, heat sink retention mechanism, and socket. manufacturability is a high priority; hence mechanical assembly can be completed from the top of the motherboard and should not require any special tooling. the processor system bus uses a variant of gtl+ signalling technology called assisted gunning transceiver logic (agtl+) signalling technology. 1.1 terminology a ? # ? symbol after a signal name refers to an active low signal, indicating a signal is in the active state when driven to a low level. for example, when reset# is low, a reset has been requested. conversely, when nmi is high, a nonmaskable interrupt has occurred. in the case of signals where the name does not imply an active state but describes part of a binary sequence (such as address or data ), the ? # ? symbol implies that the signal is inverted. for example, d[3:0] = ? hlhl ? refers to a hex ? a ? , and d[3:0]# = ? lhlh ? also refers to a hex ? a ? (h= high logic level, l= low logic level). system bus refers to the interface between the processor and system core logic (a.k.a. the chipset components). the system bus is a multiprocessing interface for processors, memory, and i/o.
10 datasheet intel ? celeron ? processor in the 478-pin package 1.1.1 processor packaging terminology commonly used terms are explained here for clarification: celeron ? processor in the 478-pin package (also referred as the processor) ? 0.18 micron processor core in the fc-pga2 package with a 128 kb l2 cache. pentium ? 4 processor in the 478-pin package ? 0.18 micron pentium ? 4 processor core in the fc-pga2 package with a 256 kb l2 cache. processor ? in this document, the term processor refers to the celeron processor in the 478-pin package. keepout zone ? the area on or near the processor that system design can not utilize. intel ? 845 chipset ? chipset that supports pc133 and ddr memory technology for the celeron processor in the 478-pin package. intel ? 845g chipset ? chipset with embedded graphics that supports ddr memory technology for the celeron processor in the 478-pin package. intel ? 845e chipset ? chipset that supports ddr memory technology for the celeron processor in the 478-pin package. processor core ? processor core die with integrated l2 cache. fc-pga2 package ? flip-chip pin grid array package with 50 mil pin pitch and integrated heat spreader. mpga478b socket ? surface mount, 478 pin, zero insertion force (zif) socket with 50 mil pin pitch. the socket mates the processor to the system board. integrated heat spreader ? the surface used to make contact between a heatsink or other thermal solution and the processor. integrated heat spreader is abbreviated ihs. retention mechanism ? the structure mounted on the system board that provides support and retention of the processor heatsink.
datasheet 11 intel ? celeron ? processor in the 478-pin package 1.2 references material and concepts available in the following documents may be beneficial when reading this document: table 1. reference documents document order number intel ? pentium ? 4 processor in the 478-pin package and intel ? 850 chipset platform design guide http://developer.intel.com/design/ pentium4/guides/249888.htm intel ? pentium ? 4 processor in the 478-pin package and intel ? 845 chipset platform for sdr platform design guide http://developer.intel.com/design/ pentium4/guides/298354.htm intel ? pentium ? 4 processor in the 478-pin package and intel ? 845 chipset platform for ddr platform design guide http://developer.intel.com/design/ chipsets/designex/298605.htm intel ? pentium ? 4 processor in the 478-pin packagethermal design guidelines http://developer.intel.com/design/ pentium4/guides/249889.htm intel ? pentium ? 4 processor vr-down design guidelines http://developer.intel.com/design/ pentium4/guides/249891.htm ck00 clock synthesizer/driver design guidelines http://developer.intel.com/design/ pentium4/guides/249206.htm ck408 clock design guidelines contact intel field representative intel ? pentium ? 4 processor 478-pin socket (mpga478b) socket design guidelines http://developer.intel.com/design/ pentium4/guides/249890.htm ia-32 intel ? architecture software developer ? s manual, volume 1: basic architecture http://developer.intel.com/design/ pentium4/manuals/245470.htm ia-32 intel ? architecture software developer ? s manual, volume 2: instruction set reference http://developer.intel.com/design/ pentium4/manuals/245471.htm ia-32 intel ? architecture software developer ? s manual, volume 3: system programming guide http://developer.intel.com/design/ pentium4/manuals/245472.htm ap-485 intel ? processor identification and the cpuid instruction http://developer.intel.com/design/ xeon/applnots/241618.htm itp700 debug port design guide http://developer.intel.com/design/ xeon/guides/249679.htm
12 datasheet intel ? celeron ? processor in the 478-pin package this page is intentionally left blank.
datasheet 13 intel ? celeron ? processor in the 478-pin package 2.0 electrical specifications 2.1 system bus and gtlref celeron processors in the 478-pin package system bus signals use assisted gunning transceiver logic (agtl+) signalling technology. as with the intel p6 family of microprocessors, this signalling technology provides improved noise margins and reduced ringing through low voltage swings and controlled edge rates. like the pentium 4 processor, the termination voltage level for the celeron processor in the 478-pin package agtl+ signals is v cc , which is the operating voltage of the processor core. the use of a termination voltage that is determined by the processor core allows better voltage scaling on the system bus for the celeron processor in the 478-pin package. because of the speed improvements to data and address bus, signal integrity and platform design methods have become more critical than with previous processor families. design guidelines for the celeron processor in the 478-pin package system bus are detailed in the in the appropriate platform design guide (refer to table 1 ). the agtl+ inputs require a reference voltage (gtlref) which is used by the receivers to determine if a signal is a logical 0 or a logical 1. gtlref must be generated on the system board (see table 12 for gtlref specifications). termination resistors are provided on the processor silicon and are terminated to its core voltage (v cc ). intel chipsets will also provide on-die termination, thus eliminating the need to terminate the bus on the system board for most agtl+ signals. some agtl+ signals do not include on-die termination and must be terminated on the system board. see table 3 for details regarding these signals. the agtl+ bus depends on incident wave switching. therefore timing calculations for agtl+ signals are based on flight time as opposed to capacitive deratings. analog signal simulation of the system bus, including trace lengths, is highly recommended when designing a system. 2.2 power and ground pins for clean on-chip power distribution, the celeron processor in the 478-pin package has 85 v cc (power) and 181 v ss (ground) inputs. all power pins must be connected to v cc , while all v ss pins must be connected to a system ground plane.the processor v cc pins must be supplied the voltage determined by the vid (voltage id) pins. 2.3 decoupling guidelines due to its large number of transistors and high internal clock speeds, the processor is capable of generating large average current swings between low and full power states. this may cause voltages on power planes to sag below their minimum values if bulk decoupling is not adequate. care must be taken in the board design to ensure that the voltage provided to the processor remains within the specifications listed in table 6 . failure to do so can result in timing violations or reduced lifetime of the component. for further information and design guidelines, refer to table 1 for the appropriate platform design guide, and the intel ? pentium ? 4 processor vr-down design guidelines .
14 datasheet intel ? celeron ? processor in the 478-pin package 2.3.1 v cc decoupling regulator solutions need to provide bulk capacitance with a low effective series resistance (esr) and keep a low interconnect resistance from the regulator to the socket. bulk decoupling for the large current swings when the part is powering on, or entering/exiting low power states, must be provided by the voltage regulator solution (vr). for more details on this topic, refer to table 1 for the appropriate platform design guide , and the intel ? pentium ? 4 processor vr-down design guidelines . 2.3.2 system bus agtl+ decoupling the celeron processor in the 478-pin package integrates signal termination on the die as well as incorporates high frequency decoupling capacitance on the processor package. decoupling must also be provided by the system motherboard for proper agtl+ bus operation. for more information, refer to table 1 for the appropriate platform design guide. 2.3.3 system bus clock (bclk[1:0]) and processor clocking bclk[1:0] directly controls the system bus interface speed as well as the core frequency of the processor. as in previous generation processors, the celeron processor in the 478-pin package core frequency is a multiple of the bclk[1:0] frequency. like the pentium 4 processor, the celeron processor in the 478-pin package uses a differential clocking implementation. for more information on the celeron processor in the 478-pin package clocking, refer to the ck408 clock design guidelines . the vid specification for the celeron processor in the 478-pin package is supported by the intel ? pentium ? 4 processor vr-down design guidelines . the voltage set by the vid pins is the maximum voltage allowed by the processor. a minimum voltage is provided in table 6 and changes with frequency. this allows processors running at a higher frequency to have a relaxed minimum voltage specification. the specifications have been set such that one voltage regulator can work with all supported frequencies. the celeron processor in the 478-pin package uses five voltage identification pins, vid[4:0], to support automatic selection of power supply voltages. table 2 specifies the voltage level corresponding to the state of vid[4:0]. a ? 1 ? in this table refers to a high voltage level and a ? 0 ? refers to low voltage level. the definition provided in table 2 is not related in any way to previous p6 processors or vrs, but is compatible with the pentium 4 processor. if the processor socket is empty (vid[4:0] = 11111), or the voltage regulation circuit cannot supply the voltage that is requested, it must disable itself. see the intel ? pentium ? 4 processor vr-down design guidelines for more details . power source characteristics must be guaranteed to be stable whenever the supply to the voltage regulator is stable.
datasheet 15 intel ? celeron ? processor in the 478-pin package table 2. voltage identification definition vid4 vid3 vid2 vid1 vid0 v cc_max 11111vrm output off 111101.100 111011.125 111001.150 110111.175 110101.200 110011.225 110001.250 101111.275 101101.300 101011.325 101001.350 100111.375 100101.400 100011.425 100001.450 011111.475 011101.500 011011.525 011001.550 010111.575 010101.600 010011.625 010001.650 001111.675 001101.700 001011.725 001001.750 000111.775 000101.800 000011.825 000001.850
16 datasheet intel ? celeron ? processor in the 478-pin package 2.3.4 phase lock loop (pll) power and filter v cca and v cciopll are power sources required by the pll clock generators on the celeron processor in the 478-pin package . since these plls are analog in nature, they require quiet power supplies for minimum jitter. jitter is detrimental to the system: it degrades external i/o timings as well as internal core timings (i.e. maximum frequency). to prevent this degradation, these supplies must be low pass filtered from v cc . a typical filter topology is shown in figure 1 . the ac low-pass requirements, with input at v cc and output measured across the capacitor (c a or c io in figure 1 ), is as follows: < 0.2 db gain in pass band < 0.5 db attenuation in pass band < 1 hz (see dc drop in next set of requirements) > 34 db attenuation from 1 mhz to 66 mhz > 28 db attenuation from 66 mhz to core frequency the filter requirements are illustrated in figure 2 . for recommendations on implementing the filter refer to table 1 for the appropriate platform design guide. figure 1. typical v cciopll , v cca and v ssa power distribution v cc r v cca v ssa v cciopll r l l processor core pll c a c io
datasheet 17 intel ? celeron ? processor in the 478-pin package . notes: 1. diagram not to scale. 2. no specification for frequencies beyond fcore (core frequency). 3. fpeak, if existent, should be less than 0.05 mhz. figure 2. phase lock loop (pll) filter requirements 0db -28db -34db 0.2db 0.5 db 1 mhz 66 mhz fcore fpeak 1hz dc passband high frequency band forbidden zone forbidden zone
18 datasheet intel ? celeron ? processor in the 478-pin package 2.4 reserved, unused, and testhi pins all reserved pins must remain unconnected. connection of these pins to v cc , v ss , or to any other signal (including each other) can result in component malfunction or incompatibility with a future celeron processors in the 478-pin package. see chapter 5.0 for a pin listing of the processor and the location of all reserved pins. for reliable operation, always connect unused inputs or bidirectional signals to an appropriate signal level. in a system level design, on-die termination has been included on the celeron processor in the 478-pin package to allow signals to be terminated within the processor silicon. most unused agtl+ inputs should be left as no connects, as agtl+ termination is provided on the processor silicon. however, see table 3 for details on agtl+ signals that do not include on-die termination. unused active high inputs should be connected through a resistor to ground (v ss ). unused outputs can be left unconnected, however this may interfere with some tap functions, complicate debug probing, and prevent boundary scan testing. a resistor must be used when tying bidirectional signals to power or ground. when tying any signal to power or ground, a resistor will also allow for system testability. for unused agtl+ input or i/o signals, use pull-up resistors of the same value for the on-die termination resistors (r tt ). see table 12 . tap, asynchronous gtl+ inputs, and asynchronous gtl+ outputs do not include on-die termination. input and used outputs must be terminated on the system board. unused outputs may be terminated on the system board or left unconnected. note that leaving unused output unterminated may interfere with some tap functions, complicate debug probing, and prevent boundary scan testing. signal termination for these signal types is discussed in the appropriate platform design guide , and the itp700 debug port design guide. the testhi pins should be tied to the processor v cc using a matched resistor, where a matched resistor has a resistance value within 20% of the impedance of the board transmission line traces. for example, if the trace impedance is 50 ? , then a value between 40 ? and 60 ? is required. the testhi pins may use individual pull-up resistors or be grouped together as detailed below. a matched resistor should be used for each group: testhi[1:0] testhi[5:2] testhi[10:8] testhi[12:11] additionally, if the itpclkout[1:0] pins are not used (see table 32 ), they may be connected individually to v cc using matched resistors or grouped with testhi[5:2] with a single matched resistor. if they are being used, individual termination with 1 k ? resistors is acceptable. tying itpclkout[1:0] directly to v cc or sharing a pull-up resistor to v cc will prevent use of debug interposers. this implementation is strongly discouraged for system boards that do not implement an onboard debug port. as an alternative, group 2 (testhi [5:2]), and the itpclkout[1:0] pins may be tied directly to the processor v cc . this has no impact on system functionality. testhi[0] and testhi[12] may also be tied directly to processor v cc if resistor termination is a problem, but matched resistor termination is recommended. in the case of the itpclkout[1:0], direct tie to v cc is strongly discouraged for system boards that do not implement an onboard debug port.
datasheet 19 intel ? celeron ? processor in the 478-pin package 2.5 system bus signal groups to simplify the following discussion, the system bus signals have been combined into groups by buffer type. agtl+ input signals have differential input buffers, which use gtlref as a reference level. in this document, the term agtl+ input refers to the agtl+ input group as well as the agtl+ i/o group when receiving. similarly, agtl+ output refers to the agtl+ output group as well as the agtl+ i/o group when driving. with the implementation of a source synchronous data bus comes the need to specify two sets of timing parameters. one set is for common clock signals which are dependent upon the rising edge of bclk0 (ads#, hit#, hitm#, etc.) and the second set is for the source synchronous signals which are relative to their respective strobe lines (data and address) as well as the rising edge of bclk0. asychronous signals are still present (a20m#, ignne#, etc.) and can become active at any time during the clock cycle. table 3 identifies which signals are common clock, source synchronous, and asynchronous. note: 1. refer to chapter 5.0 for signal descriptions. 2. these agtl+ signals do not have on-die termination and must be terminated on the system board. 3. in processor systems where there is no debug port implemented on the system board, these signals are used to support a debug port interposer. in systems with the debug port implemented on the system board, these signals are no connects. 4. these signal groups are not terminated by the processor. refer to section 2.4 and the itp700 debug port design guide , and the appropriate platform design guide as referenced in table 1 for termination requirements and further details. 5. the value of these pins during the active-to-inactive edge of reset# determine processor configuration options. see section 7.1 for details. table 3. system bus pin groups signal group type signals 1 agtl+ common clock input synchronous to bclk[1:0] bpri#, defer#, reset# 2 , rs[2:0]#, rsp#, trdy# agtl+ common clock i/o synchronous to bclk[1:0] ap[1:0]#, ads#, binit#, bnr#, bpm[5:0]# 2 , br0# 2 , dbsy#, dp[3:0]#, drdy#, hit#, hitm#, lock#, mcerr# agtl+ strobes synchronous to bclk[1:0] adstb[1:0]#, dstbp[3:0]#, dstbn[3:0]# agtl+ source synchronous i/o synchronous to assoc. strobe signal associated strobe req[4:0]#, a[16:3]# 5 adstb0# a[35:17]# 5 adstb1# d[15:0]#, dbi0# dstbp0#, dstbn0# d[31:16]#, dbi1# dstbp1#, dstbn1# d[47:32]#, dbi2# dstbp2#, dstbn2# d[63:48]#, dbi3# dstbp3#, dstbn3# asynchronous gtl+ input 4, 5 a20m#, ignne#, init#, lint0/intr, lint1/nmi, smi#, slp#, stpclk# asynchronous gtl+ output 4 ferr#, ierr#, thermtrip#, prochot# tap input 4 synchronous to tck tck, tdi, tms, trst# tap output 4 synchronous to tck tdo system bus clock clock bclk[1:0], itp_clk[1:0] 3 power/other v cc , v cca , v cciopll , vid[4:0], v ss , v ssa , gtlref[3:0], comp[1:0], reserved, testhi[12:8], testhi[5:0], thermda, thermdc, vcc_sense, vss_sense, vccvid, bsel[1:0], sktocc#, dbr# 3 , itpclkout[1:0], pwrgood
20 datasheet intel ? celeron ? processor in the 478-pin package 2.6 asynchronous gtl+ signals the celeron processor in the 478-pin package does not utilize cmos voltage levels on any signals that connect to the processor. as a result, legacy input signals such as a20m#, ignne#, init#, lint0/intr, lint1/nmi, smi#, slp#, and stpclk# utilize gtl+ input buffers. legacy output ferr# and other non-agtl+ signals (thermtrip# and prochot#) utilize gtl+ output buffers. all of these signals follow the same dc requirements as agtl+ signals, however the outputs are not actively driven high (during a logical 0 to 1 transition) by the processor (the major difference between gtl+ and agtl+). these signals do not have setup or hold time specifications in relation to bclk[1:0]. however, all of the asynchronous gtl+ signals are required to be asserted for at least two bclks in order for the processor to recognize them. see section 2.10 and section 2.12 for the dc and ac specifications for the asynchronous gtl+ signal groups. see section 7.2 for additional timing requirements for entering and leaving the low power states. 2.7 test access port (tap) connection due to the voltage levels supported by other components in the test access port (tap) logic, it is recommended that the celeron processor in the 478-pin package be first in the tap chain and followed by any other components within the system. a translation buffer should be used to connect to the rest of the chain unless one of the other components is capable of accepting an input of the appropriate voltage level. these considerations must be made for tck, tms, trst#, tdi, and tdo. two copies of each signal may be required, with each driving a different voltage level. 2.8 system bus frequency select signals (bsel[1:0]) the bsel[1:0] signals are used to select the frequency of the processor input clock (bclk[1:0]). table 4 defines the possible combinations of the signals and the frequency associated with each combination. the required frequency is determined by the processor, chipset, and clock synthesizer. all agents must operate at the same frequency. the celeron processor in the 478-pin package currently operates at a 400 mhz system bus frequency (selected by a 100 mhz bclk[1:0] frequency). individual processors will only operate at their specified system bus frequency. for more information about these pins refer to chapter 5.0 and the appropriate platform design guide. table 4. bsel[1:0] frequency table for bclk[1:0] bsel1 bsel0 function l l 100 mhz lhreserved hlreserved hhreserved
datasheet 21 intel ? celeron ? processor in the 478-pin package 2.9 maximum ratings table 5 lists the processor ? s maximum environmental stress ratings. functional operation at the absolute maximum and minimum is neither implied nor guaranteed. the processor should not receive a clock while subjected to these conditions. functional operating parameters are listed in the ac and dc tables. extended exposure to the maximum ratings may affect device reliability. furthermore, although the processor contains protective circuitry to resist damage from electro static discharge (esd), one should always take precautions to avoid high static voltages or electric fields. note: 1. this rating applies to any processor pin. 2. contact intel for storage requirements in excess of one year. 2.10 processor dc specifications the processor dc specifications in this section are defined at the processor core silicon and not at the package pins unless noted otherwise. see chapter 5.0 for the pin signal definitions and signal pin assignments. most of the signals on the processor system bus are in the agtl+ signal group. the dc specifications for these signals are listed in table 9 . previously, legacy signals and test access port (tap) signals to the processor used low-voltage cmos buffer types. however, these interfaces now follow dc specifications similar to gtl+. the dc specifications for these signal groups are listed in table 10 . table 6 through table 11 list the dc specifications for the celeron processor in the 478-pin package and are valid only while meeting specifications for case temperature, clock frequency, and input voltages. care should be taken to read all notes associated with each parameter. table 5. processor dc absolute maximum ratings symbol parameter min max unit notes t storage processor storage temperature ? 40 85 c2 v cc any processor supply voltage with respect to v ss ? 0.5 2.10 v 1 v inagtl+ agtl+ buffer dc input voltage with respect to v ss ? 0.3 2.10 v v inasynch_gtl+ asynch gtl+ buffer dc input voltage with respect to v ss ? 0.3 2.10 v i vid max vid pin current 5 ma
22 datasheet intel ? celeron ? processor in the 478-pin package 2.10.1 flexible motherboard guidelines (fmb) the fmb guidelines are estimates of the maximum values the celeron processor in the 478-pin package will have over certain time periods. the values are only estimates and actual specifications for future processors may differ. the celeron processor in the 478-pin package may or may not have specifications equal to the fmb value in the foreseeable future. system designers should meet the fmb values to ensure their systems will be compatible with future releases of the celeron processor in the 478-pin package. notes: 1. unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. these specifications will be updated with characterized data from silicon measurements at a later date. 2. these voltages are targets only. a variable voltage source should exist on systems in the event that a different voltage is required. see section 2.4 and table 2 for more information. 3. the voltage specification requirements are measured across vcc_sense and vss_sense pins at the socket with a 100 mhz bandwidth oscilloscope, 1.5 pf maximum probe capacitance, and 1 m ? minimum impedance. the maximum length of ground wire on the probe should be less than 5 mm. ensure external noise from the system is not coupled into the scope probe. 4. refer to table 7 and figure 3 for the minimum, typical, and maximum v cc allowed for a given current. the processor should not be subjected to any v cc and i cc combination wherein v cc exceeds v cc_max for a given current. moreover, v cc should never exceed the vid voltage. failure to adhere to this specification can shorten the processor lifetime. 5. v cc _min is defined at i cc_max . 6. the current specified is also for autohalt state. 7. the maximum instantaneous current the processor will draw while the thermal control circuit is active as indicated by the assertion of prochot# is the same as the maximum i cc for the processor. 8. i cc stop-grant and i cc sleep are specified at v cc_max. 9. these specifications apply to processors with a vid setting of 1.75 v. table 6. voltage and current specifications symbol parameter min typ max unit notes 1, 9 v cc v cc for processor at ghz 1.80 ghz 1.565 1.560 refer to table 7 and figure 3 v 2, 3, 4, 5 i cc i cc for processor at 1.70 ghz 1.80 ghz 48.1 50.4 a i sg nt i slp i cc stop-grant 1.70 ghz 1.80 ghz 12.9 13.1 a6, 8 i tcc i cc tcc active i cc a7 i cc pll i cc for pll pins 30 ma
datasheet 23 intel ? celeron ? processor in the 478-pin package notes: 1. the loadline specifications include both static and transient limits. 2. this table is intended to aid in reading discrete points on figure 3 . 3. the loadlines specify voltage limits at the die measured at the vcc_sense and vss_sense pins. voltage regulation feedback for voltage regulator circuits must be taken from processor v cc and v ss pins. refer to the intel ? pentium ? 4 processor vr-down design guidelines for socket loadline guidelines and vr implementation details. table 7. v cc static and transient tolerance icc (a) voltage deviation from vid setting (v) 1, 2, 3 maximum typical minimum 0 0.000 ? 0.025 ? 0.050 5 ? 0.010 ? 0.037 ? 0.064 10 ? 0.019 ? 0.048 ? 0.078 15 ? 0.029 ? 0.060 ? 0.092 20 ? 0.038 ? 0.072 ? 0.106 25 ? 0.048 ? 0.083 ? 0.120 30 ? 0.057 ? 0.095 ? 0.133 35 ? 0.067 ? 0.107 ? 0.147 40 ? 0.076 ? 0.119 ? 0.161 45 ? 0.085 ? 0.130 ? 0.175 50 ? 0.095 ? 0.142 ? 0.189 55 ? 0.105 ? 0.154 ? 0.203 60 ? 0.114 ? 0.165 ? 0.217 65 ? 0.124 ? 0.177 ? 0.231 70 ? 0.133 ? 0.189 ? 0.245
24 datasheet intel ? celeron ? processor in the 478-pin package notes: 1. the loadline specification includes both static and transient limits. 2. this loadline specification applies to processors with a vid setting of 1.75 v. 3. the loadlines specify voltage limits at the die measured at the vcc_sense and vss_sense pins. voltage regulation feedback for voltage regulator circuits must be taken from processor v cc and v ss pins. refer to the intel ? pentium ? 4 processor vr-down design guidelines for socket loadline guidelines and vr implementation details. figure 3. v cc static and transient tolerance 1.450 1.500 1.550 1.600 1.650 1.700 1.750 1.800 0 1020304050607080 icc load [a] vcc [v] vcc minimum vcc maximum vcc typical
datasheet 25 intel ? celeron ? processor in the 478-pin package notes:. 1. unless otherwise noted, all specifications in this table apply to all processor frequencies. 2. crossing voltage is defined as the instantaneous voltage value when the rising edge of bclk0 equals the falling edge of bclk1. 3. v havg is the statistical average of the v h measured by the oscilloscope. 4. overshoot is defined as the absolute value of the maximum voltage. 5. undershoot is defined as the absolute value of the minimum voltage. 6. ringback margin is defined as the absolute voltage difference between the maximum rising edge ringback and the maximum falling edge ringback. 7. threshold region is defined as a region entered around the crossing point voltage in which the differential receiver switches. it includes input threshold hysteresis. 8. the crossing point must meet the absolute and relative crossing point specifications simultaneously. 9. v havg can be measured directly using vtop on agilent* scopes and high on tektronix* scopes. 10. ? v cross is defined as the total variation of all crossing voltages as defined in note 2. notes: 1. unless otherwise noted, all specifications in this table apply to all processor frequencies. 2. v il is defined as the voltage range at a receiving agent that will be interpreted as a logical low value. 3. v ih is defined as the voltage range at a receiving agent that will be interpreted as a logical high value. 4. v ih and v oh may experience excursions above v cc . however, input signal drivers must comply with the signal quality specifications in chapter 3.0 . 5. refer to processor i/o buffer models for i/v characteristics. 6. the v cc referred to in these specifications is the instantaneous v cc . 7. v ol_max of 0.560 v is guaranteed when driving into a test load of 50 ohms as indicated in figure 4 , with r tt enabled. table 8. system bus differential bclk specifications symbol parameter min typ max unit figure notes 1 v l input low voltage ? .150 0.000 n/a v 6 v h input high voltage 0.660 0.710 0.850 v 6 v cross(abs) absolute crossing point 0.250 n/a 0.550 v 6 , 7 2, 3, 8 v cross(rel) relative crossing point 0.250 + 0.5(v havg - 0.71) n/a 0.550 + 0.5(v havg - 0.71) v 6 , 7 2, 3, 8, 9 ? v cross range of crossing points n/a n/a 0.140 v 6 , 7 2, 10 v ov overshoot n/a n/a v h + 0.3 v 6 4 v us undershoot ? 0.3 n/a n/a v 6 5 v rbm ringback margin 0.200 n/a n/a v 6 6 v tm threshold margin v cross - 0.100 n/a v cross + 0.100 v 6 7 table 9. agtl+ signal group dc specifications symbol parameter min max unit notes 1 v il input low voltage 0.0 gtlref - 0.100 v 2, 6 v ih input high voltage gtlref + 0.100 v cc v3, 4, 6 v oh output high voltage n/a v cc v4, 6 i ol output low current n/a 64 ma 7 i li input leakage current n/a 100 a i lo output leakage current n/a 100 a r on buffer on resistance 5 11 w 5
26 datasheet intel ? celeron ? processor in the 478-pin package notes: 1. unless otherwise noted, all specifications in this table apply to all processor frequencies. 2. all outputs are open drain. 3. v il is defined as the voltage range at a receiving agent that will be interpreted as a logical low value. 4. v ih is defined as the voltage range at a receiving agent that will be interpreted as a logical high value. 5. v ih and v oh may experience excursions above v cc . however, input signal drivers must comply with the signal quality specifications in chapter 3.0 . 6. refer to the processor i/o buffer models for i/v characteristics. 7. the v cc referred to in these specifications refers to instantaneous v cc . 8. the maximum output current is based on maximum current handling capability of the buffer and is not specified into the test load. 9. v ol_max of 0.560 v is guaranteed when driving into a test load of 50 ohms as indicated in figure 4 , with r tt enabled. notes: 1. unless otherwise noted, all specifications in this table apply to all processor frequencies and cache sizes. 2. all outputs are open drain 3. the tap signal group must meet the signal quality specifications in chapter 3.0 . 4. refer to the processor i/o buffer models for i/v characteristics. 5. the v cc referred to in these specifications refers to instantaneous v cc . 6. the maximum output current is based on maximum current handling capability of the buffer and is not specified into the test load. 7. v ol_max of 0.360 v is guaranteed when driving into a test load as indicated in figure 4 . 8. v hys represents the amount of hysteresis, nominally centered about 1/2 v cc , for all tap inputs. table 10. asynchronous gtl+ signal group dc specifications symbol parameter min max unit notes 1 v il input low voltage 0.0 gtlref-0.100 3 v ih input high voltage gtlref+0.100 v cc 4, 5, 7 v oh output high voltage v cc v2, 5, 7 i ol output low current 64 ma 8, 9 i li input leakage current n/a 100 a i lo output leakage current n/a 100 a r on buffer on resistance 5 11 w 6 table 11. pwrgood and tap signal group dc specifications symbol parameter min max unit notes 1, 2 v hys input hysteresis 200 300 mv 8 v t+ input low to high threshold voltage 1/2 * (v cc + v hys_min )1/2 * (v cc + v hys_max )v 5 v t- input high to low threshold voltage 1/2 * (v cc - v hys_max ) 1/2 * (v cc - v hys_min )v 5 v oh output high voltage n/a v cc v3, 5 i ol output low current 45 ma 6, 7 i li input leakage current 100 a i lo output leakage current 100 a r on buffer on resistance 6.25 13.25 w 4
datasheet 27 intel ? celeron ? processor in the 478-pin package 2.11 agtl+ system bus specifications routing topology recommendations may be found in the appropriate platform design guide as referenced in table 1 . termination resistors are not required for most agtl+ signals, as these are integrated into the processor silicon. valid high and low levels are determined by the input buffers which compare a signal ? s voltage with a reference voltage called gtlref (known as v ref in previous documentation). table 12 lists the gtlref specifications. the agtl+ reference voltage (gtlref) should be generated on the system board using high precision voltage divider circuits. it is important that the system board impedance is held to the specified tolerance, and that the intrinsic trace capacitance for the agtl+ signal group traces is known and well-controlled. for more details on platform design see the platform design guide . notes: 1. unless otherwise noted, all specifications in this table apply to all processor frequencies. 2. the tolerances for this specification have been stated generically to enable the system designer to calculate the minimum and maximum values across the range of v cc . 3. gtlref should be generated from v cc by a voltage divider of 1% resistors or 1% matched resistors. refer to table 1 for the appropriate platform design guide for implementation details. 4. r tt is the on-die termination resistance measured at v ol of the agtl+ output driver. refer to processor i/o buffer models for i/v characteristics. 5. comp resistance must be provided on the system board with 1% resistors. see the appropriate platform design guide for implementation details. 6. the v cc referred to in these specifications is the instantaneous v cc . table 12. agtl+ bus voltage definitions symbol parameter min typ max units notes 1 gtlref bus reference voltage 2/3 v cc - 2% 2/3 v cc 2/3 v cc + 2% v 2, 3, 6 r tt termination resistance 45 50 55 w 4 comp[1:0] comp resistance 50.49 51 51.51 w 5
28 datasheet intel ? celeron ? processor in the 478-pin package 2.12 system bus ac specifications the processor system bus timings specified in this section are defined at the processor core silicon and are thus not measurable at the processor pins . see chapter 5.0 for the celeron processor in the 478-pin package pin signal definitions. table 14 through table 18 list the ac specifications associated with the processor system bus. all agtl+ timings are referenced to gtlref for both ? 0 ? and ? 1 ? logic levels unless otherwise specified. the timings specified in this section should be used in conjunction with the i/o buffer models provided by intel. these i/o buffer models, which include package information, are available for the celeron processor in the 478-pin package in ibis format. agtl+ layout guidelines are also available in the appropriate platform design guide. care should be taken to read all notes associated with a particular timing parameter. notes: 1. unless otherwise noted, all specifications in this table apply to all processor core frequencies. 2. the period specified here is the average period. a given period may vary from this specification as governed by the period stability specification (t2). 3. for the clock jitter specification, refer to the ck408 clock design guidelines . 4. in this context, period stability is defined as the worst case timing difference between successive crossover voltages. in other words, the largest absolute difference between adjacent clock periods must be less than the period stability. 5. slew rate is measured between the 35% and 65% points of the clock swing (v l to v h ). table 13. system bus differential clock specifications t# parameter min nom max unit figure notes 1 system bus frequency 100 mhz t1: bclk[1:0] period 10.0 10.2 ns 6 2 t2: bclk[1:0] period stability 200 ps 6 3, 4 t3: bclk[1:0] high time 3.94 5 6.12 ns 6 t4: bclk[1:0] low time 3.94 5 6.12 ns 6 t5: bclk[1:0] rise time 175 700 ps 6 5 t6: bclk[1:0] fall time 175 700 ps 6 5
datasheet 29 intel ? celeron ? processor in the 478-pin package . notes: 1. unless otherwise noted, all specifications in this table apply to all processor frequencies. 2. not 100% tested. specified by design characterization. 3. all common clock ac timings for agtl+ signals are referenced to the crossing voltage (v cross ) of the bclk[1:0] at rising edge of bclk0. all common clock agtl+ signal timings are referenced at gtlref at the processor core. 4. valid delay timings for these signals are specified into the test circuit described in figure 4 and with gtlref at 2/3 v cc 2%. 5. specification is for a minimum swing defined between agtl+ v il_max to v ih_min . this assumes an edge rate of 0.4 v/ ns to 4.0 v/ns. 6. reset# can be asserted asynchronously, but must be deasserted synchronously. 7. this should be measured after v cc and bclk[1:0] become stable. 8. maximum specification applies only while pwrgood is asserted. . table 14. system bus common clock ac specifications t# parameter min max unit figure notes 1,2,3 t10: common clock output valid delay 0.200 1.45 ns 8 4 t11: common clock input setup time 0.65 n/a ns 8 5 t12: common clock input hold time 0.40 n/a ns 8 5 t13: reset# pulse width 1.00 10.00 ms 9 6, 7, 8
30 datasheet intel ? celeron ? processor in the 478-pin package notes: 1. unless otherwise noted, all specifications in this table apply to all processor frequencies and cache sizes. 2. not 100% tested. specified by design characterization. 3. all source synchronous ac timings are referenced to their associated strobe at gtlref. source synchronous data signals are referenced to the falling edge of their associated data strobe. source synchronous address signals are referenced to the rising and falling edge of their associated address strobe. all source synchronous agtl+ signal timings are referenced at gtlref at the processor core. 4. unless otherwise noted these specifications apply to both data and address timings. 5. valid delay timings for these signals are specified into the test circuit described in figure 4 and with gtlref at 2/3 v cc 2%. 6. specification is for a minimum swing defined between agtl+ v il_max to v ih_min . this assumes an edge rate of 0.3 v/ns to 4.0 v/ns. 7. all source synchronous signals must meet the specified setup time to bclk as well as the setup time to each respective strobe. 8. this specification represents the minimum time the data or address will be valid before its strobe. refer to table 1 for the appropriate platform design guide for more information on the definitions and use of these specifications. 9. this specification represents the minimum time the data or address will be valid after its strobe. refer to table 1 for the appropriate platform design guide for more information on the definitions and use of these specifications. 10.the rising edge of adstb# must come approximately 1/2 bclk period (5 ns) after the falling edge of adstb#. 11.for this timing parameter, n = 1, 2, and 3 for the second, third, and last data strobes respectively. 12.the second data strobe (falling edge of dstbn#) must come approximately 1/4 bclk period (2.5 ns) after the first falling edge of dstbp#. the third data strobe (falling edge of dstbp#) must come approximately 2/4 bclk period (5 ns) after the first falling edge of dstbp#. the last data strobe (falling edge of dstbn#) must come approximately 3/4 bclk period (7.5 ns) after the first falling edge of dstbp#. 13.this specification applies only to dstbn[3:0]# and is measured to the second falling edge of the strobe. table 15. system bus source synch ac specifications agtl+ signal group t# parameter min typ max unit figure notes 1,2,3,4 t20: source synchronous data output valid delay (first data/address only) 0.20 1.20 ns 10 , 11 5 t21: t vbd : source synchronous data output valid before strobe 0.85 ns 11 5, 8 t22: t vad : source synchronous data output valid after strobe 0.85 ns 11 5, 8 t23: t vba : source synchronous address output valid before strobe 1.88 ns 10 5, 8 t24: t vaa : source synchronous address output valid after strobe 1.88 ns 10 5, 9 t25: t suss : source synchronous input setup time to strobe 0.21 ns 10 , 11 6 t26: t hss : source synchronous input hold time to strobe 0.21 ns 10 , 11 6 t27: t succ : source synchronous input setup time to bclk[1:0] 0.65 ns 10 , 11 7 t28: t fass : first address strobe to second address strobe 1/2 bclk 10 10 t29: t fdss : first data strobe to subsequent strobes n/4 bclk 11 11, 12 t30: data strobe ? n ? (dstbn#) output valid delay 8.80 10.20 ns 11 13 t31: address strobe output valid delay 2.27 4.23 ns 10
datasheet 31 intel ? celeron ? processor in the 478-pin package notes: 1. unless otherwise noted, all specifications in this table apply to all processor frequencies. 2. all ac timings for the asynch gtl+ signals are referenced to the bclk0 rising edge at crossing voltage. all asynch gtl+ signal timings are referenced at gtlref. pwrgood is referenced to the bclk0 rising edge at 0.5 * vcc. 3. these signals may be driven asynchronously. 4. refer to the pwrgood definition for more details regarding the behavior of this signal. 5. length of assertion for prochot# does not equal internal clock modulation time. time is allocated after the assertion and before the deassertion of prochot# for the processor to complete current instruction execution. 6. see section section 7.2 for additional timing requirements for entering and leaving the low power states. notes: 1. before the deassertion of reset#. 2. after clock that deasserts reset#. table 16. miscellaneous signals ac specifications t# parameter min max unit figure notes 1,2,3,6 t35: asynch gtl+ input pulse width 2 bclks t36: pwrgood to reset# de-assertion time 1 10 ms 12 t37: pwrgood inactive pulse width 10 bclks 12 4 t38: prochot# pulse width 500 us 14 5 t39: thermtrip# assertion until v cc removal 0.5 s 13 table 17. system bus ac specifications (reset conditions) t# parameter min max unit figure notes t45: reset configuration signals (a[31:3]#, br0#, init#, smi#) setup time 4bclks 9 1 t46: reset configuration signals (a[31:3]#, br0#, init#, smi#) hold time 220bclks 9 2
32 datasheet intel ? celeron ? processor in the 478-pin package notes: 1. unless otherwise noted, all specifications in this table apply to all processor frequencies. 2. not 100% tested. specified by design characterization. 3. all ac timings for the tap signals are referenced to the tck signal at 0.5 v cc at the processor pins. all tap signal timings (tms, tdi, etc) are referenced at 0.5 * v cc at the processor pins. 4. rise and fall times are measured from the 20% to 80% points of the signal swing. 5. referenced to the rising edge of tck. 6. referenced to the falling edge of tck. 7. specification for a minimum swing defined between tap 20% to 80% points on the waveform. this assumes a minimum edge rate of 0.5 v/ns. 8. trst# must be held asserted for 2 tck periods to be guarantee that it is recognized by the processor. 9. it is recommended that tms be asserted while trst# is being deasserted. 2.13 processor ac timing waveforms the following figures are used in conjunction with the ac timing tables, table 14 through table 18 . note: for figure 5 through figure 14 , the following apply: all common clock ac timings for agtl+ signals are referenced to the crossing voltage (v cross ) of the bclk[1:0] at rising edge of bclk0. all common clock agtl+ signal timings are referenced at gtlref at the processor core. all source synchronous ac timings for agtl+ signals are referenced to their associated strobe (address or data) at gtlref. source synchronous data signals are referenced to the falling edge of their associated data strobe. source synchronous address signals are referenced to the rising and falling edge of their associated address strobe. all source synchronous agtl+ signal timings are referenced at gtlref at the processor silicon. all ac timings for agtl+ strobe signals are referenced to bclk[1:0] at v cross . all agtl+ strobe signal timings are referenced at gtlref at the processor silicon. all ac timings for the tap signals are referenced to the tck signal at 0.5 * v cc at the processor pins. all tap signal timings (tms, tdi, etc) are referenced at 0.5 * v cc at the processor pins. table 18. tap signals ac specifications parameter min max unit figure notes 1,2,3,9 t55: tck period 60.0 ns 5 t56: tck rise time 9.5 ns 5 4 t57: tck fall time 9.5 ns 5 4 t58: tms, tdi rise time 8.5 ns 5 4 t59: tms, tdi fall time 8.5 ns 5 4 t61: tdi, tms setup time 0 ns 15 5, 7 t62: tdi, tms hold time 3 ns 15 5, 7 t63: tdo clock to output delay 0.5 3.5 ns 15 6 t64: trst# assert time 2 tck 14 8
datasheet 33 intel ? celeron ? processor in the 478-pin package the circuit used to test the ac specifications is shown in figure 4 . figure 4. ac test circuit 600 mils, 42 ohms, 169 ps/in 2.4nh 1.2pf v cc v cc rload rload = 50 ohms ac timings test measurements made here. figure 5. tck clock waveform *v2 *v3 *v1 t r t p t f clk t r = t56, t58 (rise time) t f = t57, t59 (fall time) t p = t55 (period) v3: tck is referenced to 0.5 * vcc. v1, v2: for rise and fall times, tck is measured between 20% to 80% points on the waveform.
34 datasheet intel ? celeron ? processor in the 478-pin package . figure 6. differential clock waveform crossing voltage threshold region vh vl overshoot undershoot ringback margin rising edge ringback falling edge ringback, bclk0 bclk1 crossing voltage tph tpl tp tp = t1 (bclk[1:0] period) t2 = bclk[1:0] period stability (not shown) tph =t3 (bclk[1:0] pulse high time) tpl = t4 (bclk[1:0] pulse low time) t5 = bclk[1:0] rise time through the threshold region t6 = bclk[1:0] fall time through the threshold region figure 7. differential clock crosspoint specification 200 250 300 350 400 450 500 550 600 650 660 670 680 690 700 710 720 730 740 750 760 770 780 790 800 810 820 830 840 850 vhavg (v) crossing point (v) 250 + 0.5 (vhavg - 710) 550 + 0.5 (vhavg - 710) 550 mv 250 mv vhavg (mv) crossing point (mv) 200 250 300 350 400 450 500 550 600 650 660 670 680 690 700 710 720 730 740 750 760 770 780 790 800 810 820 830 840 850 vhavg (v) crossing point (v) 250 + 0.5 (vhavg - 710) 550 + 0.5 (vhavg - 710) 550 mv 250 mv 200 250 300 350 400 450 500 550 600 650 660 670 680 690 700 710 720 730 740 750 760 770 780 790 800 810 820 830 840 850 vhavg (v) crossing point (v) 250 + 0.5 (vhavg - 710) 550 + 0.5 (vhavg - 710) 550 mv 250 mv vhavg (mv) crossing point (mv)
datasheet 35 intel ? celeron ? processor in the 478-pin package figure 8. system bus common clock valid delay timings bclk0 bclk1 common clock signal (@ driver) common clock signal (@ receiver) t0 t1 t2 t q t r valid valid valid t p t p = t10: t co (data valid output delay) t q = t11: t su (common clock setup) t r = t12: t h (common clock hold time) figure 9. system bus reset and configuration timings bclk reset# configuration (a[31:3], br0#, init#, smi#) tv tw tx tv = t13 (reset# pulse width) tw = t45 (reset configuration signals setup time) tx = t46 (reset configuration signals hold time)
36 datasheet intel ? celeron ? processor in the 478-pin package figure 10. source synchronous 2x (address) timings t j bclk0 bclk1 adstb# (@ driver) a# (@ driver) a# (@ receiver) adstb# (@ receiver) t1 t2 2.5 ns 5.0 ns 7.5 ns t h t h t j t n t k t m valid valid valid valid t h = t23: source sync. address output valid before address strobe t j = t24: source sync. address output valid after address strobe t k = t27: source sync. input setup to bclk t m = t26: source sync. input hold time t n = t25: source sync. input setup time t p = t28: first address strobe to second address strobe t s = t20: source sync. output valid delay t r = t31: address strobe output valid delay t p t r t s
datasheet 37 intel ? celeron ? processor in the 478-pin package figure 11. source synchronous 4x timings figure 12. power-on reset and configuration timings bclk0 bclk1 dstbp# (@ driver) dstbn# (@ driver) d# (@ driver) d# (@ receiver) dstbn# (@ receiver) dstbp# (@ receiver) t0 t1 t2 2.5 ns 5.0 ns 7.5 ns t a t a t b t c t e t e t g t g t d t a = t21: source sync. data output valid delay before data strobe t b = t22: source sync. data output valid delay after data strobe t c = t27: source sync. setup time to bclk t d = t30: source sync. data strobe ? n ? (dstbn#) output valid delay t e = t25: source sync. input setup time t g = t26: source sync. input hold time t h = t29: first data strobe to subsequent strobes t j = t20: source sync. data output valid delay t j t h valid ratio t a bclk v cc , core, v ref configuration (a20m#, ignne#, lint[1:0]) t a = t15 (pwrgood inactive pulse width) t b = t10 (reset# pulse width) t c = t20 (reset configuration signals (a20m#, ignne#, lint[1:0]) hold time) t b t c pwrgood reset# vcc ta = t37 (pwrgood inactive pulse width) tb = t36 (pwrgood to reset# de-assertion time) tc = t46, (reset configuration signals hold time) configuration
38 datasheet intel ? celeron ? processor in the 478-pin package figure 13. thermtrip# power down sequenc e figure 14. test reset (trst#), async gtl+ input, and prochot# timing waveform figure 15. tap valid delay timing waveform thermtrip# vcc t39 t39 < 0.5 seconds note: thermtrip# is undefined when reset# is active t64 (trst# pulse width), v=0.5*vcc v t q t38 (prochot# pulse width), v=gtlref = tq tx = t63 (valid time) ts = t61 (setup time) th = t62 (hold time) v = 0.5 * v cc tck signal tx ts th v valid v
datasheet 39 intel ? celeron ? processor in the 478-pin package 3.0 system bus signal quality specifications source synchronous data transfer requires the clean reception of data signals and their associated strobes. ringing below receiver thresholds, non-monotonic signal edges, and excessive voltage swing will adversely affect system timings. ringback and signal non-monotinicity cannot be tolerated since these phenomena may inadvertently advance receiver state machines. excessive signal swings (overshoot and undershoot) are detrimental to silicon gate oxide integrity, and can cause device failure if absolute voltage limits are exceeded. additionally, overshoot and undershoot can cause timing degradation due to the build up of inter-symbol interference (isi) effects. for these reasons, it is important that the designer work to achieve a solution that provides acceptable signal quality across all systematic variations encountered in volume manufacturing. this section documents signal quality metrics used to derive topology and routing guidelines through simulation, and all specifications are at the processor silicon and cannot be measured at the processor pins. specifications for signal quality are for measurements at the processor core only and are only observable through simulation. the same is true for all system bus ac timing specifications in section 2.12 . therefore, proper simulation of the celeron processor in the 478-pin package system bus is the only means to verify proper timing and signal quality metrics, and intel highly recommends simulation during system design and measurement during system analysis. 3.1 bclk signal quality specifications and measurement guidelines table 19 describes the signal quality specifications at the processor silicon for the processor system bus clock (bclk) signals. figure 16 describes the signal quality waveform for the system bus clock at the processor silicon. specifications are defined at the processor silicon, not the 478-pin socket pins. notes: 1. unless otherwise noted, all specifications in this table apply to all celeron processor in the 478-pin package frequencies. 2. the rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute voltage the bclk signal can dip back to after passing the v ih (rising) or v il (falling) voltage limits. this specification is an absolute value. table 19. bclk signal quality specifications parameter min max unit figure notes 1 bclk[1:0] overshoot n/a 0.30 v 16 bclk[1:0] undershoot n/a 0.30 v 16 bclk[1:0] ringback margin 0.20 n/a v 16 bclk[1:0] threshold region n/a 0.20 v 16 2
40 datasheet intel ? celeron ? processor in the 478-pin package 3.2 system bus signal quality specifications and measurement guidelines many scenarios have been simulated to generate a set of agtl+ layout guidelines that are available in the platform design guidelines. table 20 provides the signal quality specifications for all processor signals for use in simulating signal quality at the processor silicon. the celeron processor in the 478-pin package maximum allowable overshoot and undershoot specifications for a given duration of time are detailed in table 22 through table 25 . figure 17 shows the system bus ringback tolerance for low-to-high transitions and figure 18 shows ringback tolerance for high-to-low transitions. notes: 1. all signal integrity specifications are measured at the processor silicon. 2. unless otherwise noted, all specifications in this table apply to all celeron processor in the 478-pin package frequencies and cache sizes. 3. specifications are for the edge rate of 0.3 ? 4.0 v/ns. 4. all values specified by design characterization. 5. ringback between gtlref + 100 mv and gtlref ? 100 mv is not supported. 6. intel recommends simulations not exceed a ringback value of gtlref 200 mv to allow margin for other sources of system noise. figure 16. bclk signal integrity waveform crossing voltage threshold region vh vl overshoot undershoot ringback margin rising edge ringback falling edge ringback, bclk0 bclk1 crossing voltage table 20. ringback specifications for agtl+ and asynchronous gtl+ signal groups signal group transition maximum ringback (with input diodes present) unit figure notes all signals 0 1 gtlref + 0.100 v 17 1,2,3,4,5,6,7 all signals 1 0 gtlref - 0.100 v 18 1,2,3,4,5,6,7
datasheet 41 intel ? celeron ? processor in the 478-pin package notes: 1. all signal integrity specifications are measured at the processor silicon. 2. unless otherwise noted, all specifications in this table apply to all processor frequencies. 3. see section 2.10 for the dc specifications. table 21. ringback specifications for tap and pwrgood signal groups signal group transition maximum ringback (with input diodes present) unit figure notes tap and pwrgood 0 1v t+ (max) to v t ? (max) v 19 1,2,3 tap and pwrgood 1 0v t ? (min) to v t+ (min) v 20 1,2,3 figure 17. low-to-high system bus receiver ringback tolerance gtlref v cc noise margin +100 mv -100 mv v ss figure 18. high-to-low system bus receiver ringback tolerance v cc noise margin v ss gtlref +100 mv -100 mv
42 datasheet intel ? celeron ? processor in the 478-pin package figure 19. low-to-high system bus receiver ringback tolerance for tap and pwrgood buffers figure 20. high-to-low system bus receiver ringback tolerance for tap and pwrgood buffers 0.5 * vcc vt+ (min) vt+ (max) vt- (max) vcc allowable ringback vss threshold region to switch receiver to a logic 1. 0.5 * vcc vt+ (min) vt- (max) vcc vss vt- (min) threshold region to switch receiver to a logic 0. allowable ringback
datasheet 43 intel ? celeron ? processor in the 478-pin package 3.2.1 overshoot/undershoot guidelines overshoot (or undershoot) is the absolute value of the maximum voltage above the nominal high voltage (or below v ss ) as shown in figure 21 . the overshoot/undershoot guidelines limit transitions beyond v cc or v ss due to the fast signal edge rates. the processor can be damaged by repeated overshoot or undershoot events on any input, output, or i/o buffer if the charge is large enough (i.e., if the over/undershoot is great enough). determining the impact of an overshoot/ undershoot condition requires knowledge of the magnitude, the pulse direction, and the activity factor (af) of the incident waveform. permanent damage to the processor is the likely result of excessive overshoot/undershoot. when performing simulations to determine impact of overshoot and undershoot, esd diodes must be properly characterized. esd protection diodes do not act as voltage clamps and will not provide overshoot or undershoot protection. esd diodes modelled within intel i/o buffer models do not clamp undershoot or overshoot and will yield correct simulation results. if other i/o buffer models are being used to characterize the celeron processor in the 478-pin package system bus, care must be taken to ensure that esd models do not clamp extreme voltage levels. intel i/o buffer models also contain i/o capacitance characterization. therefore, removing the esd diodes from an i/o buffer model will impact results and may yield excessive overshoot/undershoot. 3.2.1.1 overshoot/undershoot magnitude magnitude describes the maximum potential difference between a signal and its voltage reference level. for the celeron processor in the 478-pin package both are referenced to v ss . it is important to note that overshoot and undershoot conditions are separate and their impact must be determined independently. overshoot/undershoot magnitude levels must observe the absolute maximum specifications listed in table 22 through table 25 . these specifications must not be violated at any time regardless of bus activity or system state. within these specifications are threshold levels that define different allowed pulse durations. provided that the magnitude of the overshoot/undershoot is within the absolute maximum specifications (2.3 v for overshoot and -0.65 v for undershoot), the pulse magnitude, duration and activity factor must all be used to determine if the overshoot/undershoot pulse is within specifications. 3.2.1.2 overshoot/undershoot pulse duration pulse duration describes the total time an overshoot/undershoot event exceeds the overshoot/ undershoot reference voltage (maximum overshoot = 2.3 v, maximum undershoot = -0.65 v). the total time could encompass several oscillations above the reference voltage. multiple overshoot/ undershoot pulses within a single overshoot/undershoot event may need to be measured to determine the total pulse duration. note: oscillations below the reference voltage can not be subtracted from the total overshoot/undershoot pulse duration.
44 datasheet intel ? celeron ? processor in the 478-pin package 3.2.1.3 activity factor activity factor (af) describes the frequency of overshoot (or undershoot) occurrence relative to a clock. since the highest frequency of assertion of any common clock signal is every other clock, an af = 1 indicates that the specific overshoot (or undershoot) waveform occurs every other clock cycle. thus, an af = 0.01 indicates that the specific overshoot (or undershoot) waveform occurs one time in every 200 clock cycles. for source synchronous signals (address, data, and associated strobes), the activity factor is in reference to the strobe edge, since the highest frequency of assertion of any source synchronous signal is every active edge of its associated strobe. an af = 1 indicates that the specific overshoot (or undershoot) waveform occurs every strobe cycle. the specifications provided in table 22 through table 25 show the maximum pulse duration allowed for a given overshoot/undershoot magnitude at a specific activity factor. each table entry is independent of all others, meaning that the pulse duration reflects the existence of overshoot/ undershoot events of that magnitude only. a platform with an overshoot/undershoot that just meets the pulse duration for a specific magnitude where the af < 1, means that there can be no other overshoot/undershoot events, even of lesser magnitude (note that if af = 1, then the event occurs at all times and no other events can occur). notes: 1. activity factor for agtl+ signals is referenced to bclk[1:0] frequency. 2. activity factor for source synchronous (2x) signals is referenced to adstb[1:0]#. 3. activity factor for source synchronous (4x) signals is referenced to dstbp[3:0]# and dstbn[3:0]#. 3.2.1.4 reading overshoot/undershoot specification tables the overshoot/undershoot specification for the celeron processor in the 478-pin package is not a simple single value. instead, many factors are needed to determine the over/undershoot specification. in addition to the magnitude of the overshoot, the following parameters must also be known: the width of the overshoot and the activity factor (af). to determine the allowed overshoot for a particular overshoot event, the following must be done: 1. determine the signal group a particular signal falls into. for agtl+ signals operating in the common clock domain, use table 24 . for agtl+ signals operating in the 2x source synchronous domain, use table 23 . for agtl+ signals operating in the 4x source synchronous domain, use table 22 . finally, all other signals reside in the 33 mhz domain (asynchronous gtl+, tap, etc.) and are referenced in table 25 . 2. determine the magnitude of the overshoot (relative to v ss ) 3. determine the activity factor (how often does this overshoot occur?) 4. next, from the appropriate specification table, determine the maximum pulse duration (in nanoseconds) allowed. 5. compare the specified maximum pulse duration to the signal being measured. if the pulse duration measured is less than the pulse duration shown in the table, then the signal meets the specifications. undershoot events must be analyzed separately from overshoot events as they are mutually exclusive.
datasheet 45 intel ? celeron ? processor in the 478-pin package 3.2.1.5 determining if a system meets the over/undershoot specifications the overshoot/undershoot specifications listed in the following tables specify the allowable overshoot/undershoot for a single overshoot/undershoot event. however most systems will have multiple overshoot and/or undershoot events that each have their own set of parameters (duration, af and magnitude). while each overshoot on its own may meet the overshoot specification, when you add the total impact of all overshoot events, the system may fail. a guideline to ensure a system passes the overshoot and undershoot specifications is shown below. results from simulation may also be evaluated by utilizing the intel ? pentium ? 4 processor in the 478-pin package overshoot checker through the use of time-voltage data files. ensure no signal ever exceeds vcc_max or ? 0.25 v or if only one overshoot/undershoot event magnitude occurs, ensure it meets the over/undershoot specifications in the following tables or if multiple overshoots and/or multiple undershoots occur, measure the worst case pulse duration for each magnitude and compare the results against the af = 1 specifications. if all of these worst case overshoot or undershoot events meet the specifications (measured time < specifications) in the table (where af=1), then the system passes. notes: the following notes apply to table 22 through table 25 . 1. absolute maximum overshoot magnitude of 2.3 v must never be exceeded. 2. absolute maximum overshoot is measured relative to v ss , pulse duration of overshoot is measured relative to v cc . 3. absolute maximum undershoot and pulse duration of undershoot is measured relative to v cc . 4. ringback below v cc can not be subtracted from overshoots/undershoots. 5. lesser undershoot does not allocate longer or larger overshoot. 6. oem ? s are strongly encouraged to follow intel provided layout guidelines. 7. all values specified by design characterization.
46 datasheet intel ? celeron ? processor in the 478-pin package notes: 1. these specifications are measured at the processor silicon. 2. bclk period is 10 ns. 3. af is referenced to associated source synchronous strobes. notes: 1. these specifications are measured at the processor silicon. 2. bclk period is 10 ns. 3. af is referenced to associated source synchronous strobes. table 22. source synchronous (400 mhz) agtl+ signal group overshoot/undershoot tolerance absolute maximum overshoot (v) absolute maximum undershoot (v) pulse duration (ns) af = 1 pulse duration (ns) af = 0.1 pulse duration (ns) af = 0.01 2.30 ? 0.585 0.06 0.63 5.00 2.25 ? 0.535 0.11 1.10 5.00 2.20 ? 0.485 0.22 2.20 5.00 2.15 ? 0.435 0.41 4.10 5.00 2.10 ? 0.385 0.75 5.00 5.00 2.05 ? 0.335 1.35 5.00 5.00 2.00 ? 0.285 2.50 5.00 5.00 1.95 ? 0.235 4.70 5.00 5.00 1.90 ? 0.185 5.00 5.00 5.00 1.85 ? 0.135 5.00 5.00 5.00 1.80 ? 0.085 5.00 5.00 5.00 table 23. source synchronous (200 mhz) agtl+ signal group overshoot/undershoot tolerance absolute maximum overshoot (v) absolute maximum undershoot (v) pulse duration (ns) af = 1 pulse duration (ns) af = 0.1 pulse duration (ns) af = 0.01 2.30 ? 0.585 0.12 1.2 10.0 2.25 ? 0.535 0.22 2.2 10.0 2.20 ? 0.485 0.44 4.4 10.0 2.15 ? 0.435 0.82 8.2 10.0 2.10 ? 0.385 1.5 10.0 10.0 2.05 ? 0.335 2.7 10.0 10.0 2.00 ? 0.285 5.0 10.0 10.0 1.95 ? 0.235 9.4 10.0 10.0 1.90 ? 0.185 10.0 10.0 10.0 1.85 ? 0.135 10.0 10.0 10.0 1.80 ? 0.085 10.0 10.0 10.0
datasheet 47 intel ? celeron ? processor in the 478-pin package notes: 1. these specifications are measured at the processor silicon. 2. bclk period is 10 ns. 3. af is referenced to bclk[1:0]. notes: 1. these specifications are specified at the processor silicon. 2. this table assumes a 33 mhz time domain. table 24. common clock (100 mhz) agtl+ signal group overshoot/undershoot tolerance absolute maximum overshoot (v) absolute maximum undershoot (v) pulse duration (ns) af = 1 pulse duration (ns) af = 0.1 pulse duration (ns) af = 0.01 2.30 ? 0.585 0.24 2.4 20.0 2.25 ? 0.535 0.44 4.4 20.0 2.20 ? 0.485 0.88 8.8 20.0 2.15 ? 0.435 1.64 16.4 20.0 2.10 ? 0.385 3.0 20.0 20.0 2.05 ? 0.335 5.4 20.0 20.0 2.00 ? 0.285 10.0 20.0 20.0 1.95 ? 0.235 18.8 20.0 20.0 1.90 ? 0.185 20.0 20.0 20.0 1.85 ? 0.135 20.0 20.0 20.0 1.80 ? 0.085 20.0 20.0 20.0 table 25. asynchronous gtl+, pwrgood, and tap signal groups overshoot/undershoot tolerance absolute maximum overshoot (v) absolute maximum undershoot (v) pulse duration (ns) af = 1 pulse duration (ns) af = 0.1 pulse duration (ns) af = 0.01 2.30 ? 0.585 0.72 7.2 60.0 2.25 ? 0.535 1.32 13.2 60.0 2.20 ? 0.485 2.64 26.4 60.0 2.15 ? 0.435 4.92 49.2 60.0 2.10 ? 0.385 9.0 60.0 60.0 2.05 ? 0.335 16.2 60.0 60.0 2.00 ? 0.285 30.0 60.0 60.0 1.95 ? 0.235 56.4 60.0 60.0 1.90 ? 0.185 60.0 60.0 60.0 1.85 ? 0.135 60.0 60.0 60.0 1.80 ? 0.085 60.0 60.0 60.0
48 datasheet intel ? celeron ? processor in the 478-pin package figure 21. maximum acceptable overshoot/undershoot waveform v cc maximum absolute overshoot maximum absolute undershoot time-dependent overshoot time-dependent undershoot gtlref v ol v min v max v ss
datasheet 49 intel ? celeron ? processor in the 478-pin package 4.0 package mechanical specifications the celeron processor in the 478-pin package is packaged in a flip-chip pin grid array (fc- pga2) package. components of the package include an integrated heat spreader (ihs), processor core, and the substrate which is the pin carrier. mechanical specifications for the processor are given in this section. see section 1.1 for a terminology listing. the processor socket which accepts the celeron processor in the 478-pin package is referred to as a 478-pin micro pga (mpga478b) socket. see the intel ? pentium ? 4 processor 478-pin socket (mpga478b) socket design guidelines for complete details on the mpga478b socket. notes: the following notes apply to figure 22 through figure 27 . 1. unless otherwise specified, the following drawings are dimensioned in millimeters. 2. all dimensions are not tested, but guaranteed by design characterization. 3. figures and drawings labeled as ? reference dimensions ? are provided for informational purposes only. reference dimensions are extracted from the mechanical design database and are nominal dimensions with no tolerance information applied. reference dimensions are not checked as part of the processor manufacturing process. unless noted as such, dimensions in parentheses without tolerances are reference dimensions. 4. drawings are not to scale. note: the figure is not drawn to scale and is for reference only. the socket and system board are shown as a reference only. figure 22. exploded view of processor components on a system board 35 mm square 31 mm system board mpga478b socket heat spreader substrate 478 pins
50 datasheet intel ? celeron ? processor in the 478-pin package figure 23. intel ? celeron ? processor in the 478-pin package table 26. description table for processor dimensions code letter min (mm) nominal (mm) max (mm) notes a1 2.266 2.378 2.490 a2 0.980 1.080 1.180 b1 30.800 31.000 31.200 b2 30.800 31.000 31.200 c1 33.000 includes placement tolerance c2 33.000 includes placement tolerance d 34.900 35.000 35.100 d1 31.500 31.750 32.000 g1 13.970 keepin zone dimension g2 13.970 keepin zone dimension g3 1.250 keepin zone dimension h 1.270 l 1.950 2.030 2.110 p 0.280 0.305 0.330 pin tp 0.254 diametric true position (pin-to-pin)
datasheet 51 intel ? celeron ? processor in the 478-pin package figure 24 details the keep in specification for pin-side components. the celeron processor in the 478-pin package may contain pin side capacitors mounted to the processor package. figure 26 details the flatness and tilt specifications for the ihs. tilt is measured with the reference datum set to the bottom of the processor interposer. notes: 1. pin plating consists of 0.2 micrometers au over 2.0 micrometer ni. 2. 0.254 mm diametric true position, pin to pin. figure 24. processor cross-section and keep-in 13.97mm 1.25mm ihs fcpga component keepin socket must allow clearance for pin shoulders and mate flush with this surface substrate 13.97mm 1.25mm ihs fcpga component keepin socket must allow clearance for pin shoulders and mate flush with this surface substrate 2 figure 25. processor pin detail pinhead diameter ? 0.65 max keep out zone ? 1.032 max 2.030.08 solder fillet height 0.3 max all dimensions are in milimeters ? 0.3050.025
52 datasheet intel ? celeron ? processor in the 478-pin package notes: 1. flatness is specific as overall, not per unit of length. 2. all dimensions are in mm. 4.1 package load specifications table 27 provides dynamic and static load specifications for the celeron processor in the 478-pin package ihs. these mechanical load limits should not be exceeded during heatsink assembly, mechanical stress testing, or standard drop and shipping conditions. the heatsink attach solutions must not induce continuous stress onto the processor with the exception of a uniform load to maintain the heat sink-to-processor thermal interface. it is not recommended to use any portion of the processor interposer as a mechanical reference or load bearing surface for thermal solutions. notes: 1. this specification applies to a uniform compressive load. 2. this is the maximum static force that can be applied by the heatsink and clip to maintain the heatsink and processor interface. 3. these parameters are based on limited testing for design characterization. 4. dynamic loading specifications are defined assuming a maximum duration of 11ms and 200 lbf is achieved by superimposing a 100 lbf dynamic load (1 lbm heatsink at 50 g) on the static compressive load. figure 26. ihs flatness specification substrate ihs substrate ihs ihs table 27. package dynamic and static load specifications parameter max unit notes static 100 lbf 1, 2, 3 dynamic 200 lbf 1, 3, 4
datasheet 53 intel ? celeron ? processor in the 478-pin package 4.2 processor insertion specifications the celeron processor in the 478-pin package can be inserted and removed 15 times from a mpga478b socket that meets the specifications in the intel ? pentium ? 4 processor 478-pin socket (mpga478b) socket design guidelines . 4.3 processor mass specifications table 28 specifies the processor ? s mass. this includes all components which make up the entire processor product. ** 4.4 processor materials the celeron processor in the 478-pin package is assembled from several components. the basic material properties are described in table 29 . 4.5 processor markings figure 27 details the processor top-side markings and is provided to aid in the identification of the celeron processor in the 478-pin package. table 28. processor mass processor mass (grams) celeron processor in the 478-pin package 19 table 29. processor material properties component material integrated heat spreader nickel over copper substrate fiber-reinforced resin substrate pins gold over nickel figure 27. processor markings 2-d matrix mark grp1line1 grp1line2 grp1line3 grp1line4 grp1line5 grp1line1 = intel m c ? 02 grp1line2 = celeron ? grp1line3 = frequency/cache/bus/voltage grp1line4 = s-spec/country of origin grp1line5 = fpo ? serial number
54 datasheet intel ? celeron ? processor in the 478-pin package 4.6 processor pin-out coordinates figure 28 and figure 29 show the processor pin coordinates. figure 28. processor pinout coordinates (top view, left side) 26 25 24 23 22 21 20 19 18 17 16 15 14 af sktocc# reserved reserved bclk1 bclk0 v cc v ss v cc v ss v cc v ss v cc v ss ae v ss dbr# v ss v cciopll v ss reserved v cc v ss v cc v ss v cc v ss v cc ad itp_clk1 testhi12 testhi0 v ss v ssa v ss v cca v cc v ss v cc v ss v cc v ss ac itp_clk0 v ss testhi4 testhi5 v ss testhi2 testhi3 v ss v cc v ss v cc v ss v cc ab slp# reset# v ss pwrgood itpclkout1 v ss v ss v cc v ss v cc v ss v cc v ss aa v ss d61# d63# v ss d62# gtlref itpclkout0 v ss v cc v ss v cc v ss v cc y d56# v ss d59# d58# v ss d60# w d55# d57# v ss dstbp3# dstbn3# v ss v v ss d51# d54# v ss d53# dbi3# u d48# v ss d49# d50# v ss d52# t d44# d45# v ss d47# d46# v ss r v ss d42# d43# v ss dstbn2# d40# p dbi2# v ss d41# dstbp2# v ss d34# n d38# d39# v ss d36# d33# v ss m d37# v ss d35# d32# v ss d27# l v ss dp3# comp0 v ss d28# d24# k dp2# dp1# v ss d30# dstbn1# v ss j dp0# v ss d29# dstbp1# v ss d14# h v ss d31# d26# v ss d16# d11# g d25# dbi1# v ss d18# d10# v ss f d22# v ss d20# d19# v ss dstbp0# gtlref v cc v ss v cc v ss v cc v ss e v ss d21# d17# v ss dstbn0# dbi0# v cc v ss v cc v ss v cc v ss v cc d d23# d15# v ss d13# d5# v ss v ss v cc v ss v cc v ss v cc v ss c d12# v ss d8# d7# v ss d4# v cc v ss v cc v ss v cc v ss v cc b v ss d9# d6# v ss d1# d0# v ss v cc v ss v cc v ss v cc v ss a v ss d3# v ss d2# reserved v ss v cc v ss v cc v ss v cc v ss v cc 26 25 24 23 22 21 20 19 18 17 16 15 14
datasheet 55 intel ? celeron ? processor in the 478-pin package figure 29. processor pinout coordinates (top view, right side) 13121110987654321 v cc v ss v cc v ss v cc v ss v cc v ss v cc vccvid reserved v cc v ss af v ss v cc v ss v cc v ss v cc v ss v cc vid0 vid1 vid2 vid3 vid4 ae v cc v ss v cc v ss v cc v ss v cc bsel0 bsel1 v ss reserved reserved v ss ad v ss v cc v ss v cc v ss v cc v ss bpm0# v ss bpm2# ierr# v ss ap0# ac v cc v ss v cc v ss v cc v ss v cc v ss bpm1# bpm5# v ss rsp# a35# ab v ss v cc v ss v cc v ss v cc v ss gtlref bpm4# v ss binit# testhi1 v ss aa bpm3# v ss stpclk# testhi10 v ss a34# y v ss init# testhi9 v ss a33# a29# w mcerr# ap1# v ss a32# a27# v ss v testhi8 v ss a31# a25# v ss a23# u v ss a30# a26# v ss a22# a17# t a28# adstb1# v ss a21# a18# v ss r a24# v ss a20# a19# v ss comp1 p v ss a16# a15# v ss a14# a12# n a8# v ss a11# a10# v ss a13# m a5# adstb0# v ss a7# a9# v ss l v ss req1# a4# v ss a3# a6# k trdy# v ss req2# req3# v ss req0# j br0# dbsy# v ss req4# drdy# v ss h v ss rs1# lock# v ss bnr# ads# g v cc v ss v cc v ss v cc v ss tms gtlref v ss rs2# hit# v ss rs0# f v ss v cc v ss v cc v ss v cc v ss trst# lint1 v ss hitm# defer# v ss e v cc v ss v cc v ss v cc v ss v cc v ss tdo tck v ss bpri# lint0 d v ss v cc v ss v cc v ss v cc v ss a20m# v ss thermdc prochot# v ss tdi c v cc v ss v cc v ss v cc v ss v cc ferr# smi# v ss thermda ignne# b v ss v cc v ss v cc v ss v cc reserved testhi11 vcc sense vsssense v ss thermtrip# a 13121110987654321
56 datasheet intel ? celeron ? processor in the 478-pin package this page is intentionally left blank.
datasheet 57 intel ? celeron ? processor in the 478-pin package 5.0 pin listing and signal definitions 5.1 intel ? celeron ? processor in the 478-pin package pin assignments table 30 and table 31 are pinlists for the celeron processor in the 478-pin package. table 30 is a listing of all processor pins ordered alphabetically by pin name. table 31 is also a listing of all processor pins but ordered by pin number.
58 datasheet intel ? celeron ? processor in the 478-pin package table 30. pin listing by pin name pin name pin # signal buffer type direction a3# k2 source synch input/output a4# k4 source synch input/output a5# l6 source synch input/output a6# k1 source synch input/output a7# l3 source synch input/output a8# m6 source synch input/output a9# l2 source synch input/output a10# m3 source synch input/output a11# m4 source synch input/output a12# n1 source synch input/output a13# m1 source synch input/output a14# n2 source synch input/output a15# n4 source synch input/output a16# n5 source synch input/output a17# t1 source synch input/output a18# r2 source synch input/output a19# p3 source synch input/output a20# p4 source synch input/output a21# r3 source synch input/output a22# t2 source synch input/output a23# u1 source synch input/output a24# p6 source synch input/output a25# u3 source synch input/output a26# t4 source synch input/output a27# v2 source synch input/output a28# r6 source synch input/output a29# w1 source synch input/output a30# t5 source synch input/output a31# u4 source synch input/output a32# v3 source synch input/output a33# w2 source synch input/output a34# y1 source synch input/output a35# ab1 source synch input/output a20m# c6 asynch gtl+ input ads# g1 common clock input/output adstb0# l5 source synch input/output adstb1# r5 source synch input/output ap0# ac1 common clock input/output ap1# v5 common clock input/output bclk0 af22 bus clock input bclk1 af23 bus clock input binit# aa3 common clock input/output bnr# g2 common clock input/output bpm0# ac6 common clock input/output bpm1# ab5 common clock input/output bpm2# ac4 common clock input/output bpm3# y6 common clock input/output bpm4# aa5 common clock input/output bpm5# ab4 common clock input/output bpri# d2 common clock input br0# h6 common clock input/output bsel0 ad6 power/other output bsel1 ad5 power/other output comp0 l24 power/other input/output comp1 p1 power/other input/output d0# b21 source synch input/output d1# b22 source synch input/output d2# a23 source synch input/output d3# a25 source synch input/output d4# c21 source synch input/output d5# d22 source synch input/output d6# b24 source synch input/output d7# c23 source synch input/output d8# c24 source synch input/output d9# b25 source synch input/output d10# g22 source synch input/output d11# h21 source synch input/output d12# c26 source synch input/output d13# d23 source synch input/output d14# j21 source synch input/output d15# d25 source synch input/output d16# h22 source synch input/output d17# e24 source synch input/output d18# g23 source synch input/output d19# f23 source synch input/output d20# f24 source synch input/output table 30. pin listing by pin name pin name pin # signal buffer type direction
datasheet 59 intel ? celeron ? processor in the 478-pin package d21# e25 source synch input/output d22# f26 source synch input/output d23# d26 source synch input/output d24# l21 source synch input/output d25# g26 source synch input/output d26# h24 source synch input/output d27# m21 source synch input/output d28# l22 source synch input/output d29# j24 source synch input/output d30# k23 source synch input/output d31# h25 source synch input/output d32# m23 source synch input/output d33# n22 source synch input/output d34# p21 source synch input/output d35# m24 source synch input/output d36# n23 source synch input/output d37# m26 source synch input/output d38# n26 source synch input/output d39# n25 source synch input/output d40# r21 source synch input/output d41# p24 source synch input/output d42# r25 source synch input/output d43# r24 source synch input/output d44# t26 source synch input/output d45# t25 source synch input/output d46# t22 source synch input/output d47# t23 source synch input/output d48# u26 source synch input/output d49# u24 source synch input/output d50# u23 source synch input/output d51# v25 source synch input/output d52# u21 source synch input/output d53# v22 source synch input/output d54# v24 source synch input/output d55# w26 source synch input/output d56# y26 source synch input/output d57# w25 source synch input/output d58# y23 source synch input/output table 30. pin listing by pin name pin name pin # signal buffer type direction d59# y24 source synch input/output d60# y21 source synch input/output d61# aa25 source synch input/output d62# aa22 source synch input/output d63# aa24 source synch input/output dbi0# e21 source synch input/output dbi1# g25 source synch input/output dbi2# p26 source synch input/output dbi3# v21 source synch input/output dbr# ae25 power/other output dbsy# h5 common clock input/output defer# e2 common clock input dp0# j26 common clock input/output dp1# k25 common clock input/output dp2# k26 common clock input/output dp3# l25 common clock input/output drdy# h2 common clock input/output dstbn0# e22 source synch input/output dstbn1# k22 source synch input/output dstbn2# r22 source synch input/output dstbn3# w22 source synch input/output dstbp0# f21 source synch input/output dstbp1# j23 source synch input/output dstbp2# p23 source synch input/output dstbp3# w23 source synch input/output ferr# b6 asynch agl+ output gtlref aa21 power/other input gtlref aa6 power/other input gtlref f20 power/other input gtlref f6 power/other input hit# f3 common clock input/output hitm# e3 common clock input/output ierr# ac3 common clock output ignne# b2 asynch gtl+ input init# w5 asynch gtl+ input itpclkout0 aa20 power/other output itpclkout1 ab22 power/other output itp_clk0 ac26 tap input table 30. pin listing by pin name pin name pin # signal buffer type direction
60 datasheet intel ? celeron ? processor in the 478-pin package itp_clk1 ad26 tap input lint0 d1 asynch gtl+ input lint1 e5 asynch gtl+ input lock# g4 common clock input/output mcerr# v6 common clock input/output prochot# c3 asynch gtl+ output pwrgood ab23 power/other input req0# j1 source synch input/output req1# k5 source synch input/output req2# j4 source synch input/output req3# j3 source synch input/output req4# h3 source synch input/output reserved a22 reserved a7 reserved ad2 reserved ad3 reserved ae21 reserved af3 reserved af24 reserved af25 reset# ab25 common clock input rs0# f1 common clock input rs1# g5 common clock input rs2# f4 common clock input rsp# ab2 common clock input sktocc# af26 power/other output slp# ab26 asynch gtl+ input smi# b5 asynch gtl+ input stpclk# y4 asynch gtl+ input tck d4 tap input tdi c1 tap input tdo d5 tap output testhi0 ad24 power/other input testhi1 aa2 power/other input testhi2 ac21 power/other input testhi3 ac20 power/other input testhi4 ac24 power/other input testhi5 ac23 power/other input table 30. pin listing by pin name pin name pin # signal buffer type direction testhi8 u6 power/other input testhi9 w4 power/other input testhi10 y3 power/other input testhi11 a6 power/other input testhi12 ad25 power/other input thermda b3 power/other thermdc c4 power/other thermtrip# a2 asynch gtl+ output tms f7 tap input trdy# j6 common clock input trst# e6 tap input v cc a10 power/other v cc a12 power/other v cc a14 power/other v cc a16 power/other v cc a18 power/other v cc a20 power/other v cc a8 power/other v cc aa10 power/other v cc aa12 power/other v cc aa14 power/other v cc aa16 power/other v cc aa18 power/other v cc aa8 power/other v cc ab11 power/other v cc ab13 power/other v cc ab15 power/other v cc ab17 power/other v cc ab19 power/other v cc ab7 power/other v cc ab9 power/other v cc ac10 power/other v cc ac12 power/other v cc ac14 power/other v cc ac16 power/other v cc ac18 power/other v cc ac8 power/other v cc ad11 power/other table 30. pin listing by pin name pin name pin # signal buffer type direction
datasheet 61 intel ? celeron ? processor in the 478-pin package v cc ad13 power/other v cc ad15 power/other v cc ad17 power/other v cc ad19 power/other v cc ad7 power/other v cc ad9 power/other v cc ae10 power/other v cc ae12 power/other v cc ae14 power/other v cc ae16 power/other v cc ae18 power/other v cc ae20 power/other v cc ae6 power/other v cc ae8 power/other v cc af11 power/other v cc af13 power/other v cc af15 power/other v cc af17 power/other v cc af19 power/other v cc af2 power/other v cc af21 power/other v cc af5 power/other v cc af7 power/other v cc af9 power/other v cc b11 power/other v cc b13 power/other v cc b15 power/other v cc b17 power/other v cc b19 power/other v cc b7 power/other v cc b9 power/other v cc c10 power/other v cc c12 power/other v cc c14 power/other v cc c16 power/other v cc c18 power/other v cc c20 power/other v cc c8 power/other table 30. pin listing by pin name pin name pin # signal buffer type direction v cc d11 power/other v cc d13 power/other v cc d15 power/other v cc d17 power/other v cc d19 power/other v cc d7 power/other v cc d9 power/other v cc e10 power/other v cc e12 power/other v cc e14 power/other v cc e16 power/other v cc e18 power/other v cc e20 power/other v cc e8 power/other v cc f11 power/other v cc f13 power/other v cc f15 power/other v cc f17 power/other v cc f19 power/other v cc f9 power/other v cca ad20 power/other v cciopll ae23 power/other vcc sense a5 power/other output vccvid af4 power/other input vid0 ae5 power/other output vid1 ae4 power/other output vid2 ae3 power/other output vid3 ae2 power/other output vid4 ae1 power/other output v ss d10 power/other v ss a11 power/other v ss a13 power/other v ss a15 power/other v ss a17 power/other v ss a19 power/other v ss a21 power/other v ss a24 power/other v ss a26 power/other table 30. pin listing by pin name pin name pin # signal buffer type direction
62 datasheet intel ? celeron ? processor in the 478-pin package v ss a3 power/other v ss a9 power/other v ss aa1 power/other v ss aa11 power/other v ss aa13 power/other v ss aa15 power/other v ss aa17 power/other v ss aa19 power/other v ss aa23 power/other v ss aa26 power/other v ss aa4 power/other v ss aa7 power/other v ss aa9 power/other v ss ab10 power/other v ss ab12 power/other v ss ab14 power/other v ss ab16 power/other v ss ab18 power/other v ss ab20 power/other v ss ab21 power/other v ss ab24 power/other v ss ab3 power/other v ss ab6 power/other v ss ab8 power/other v ss ac11 power/other v ss ac13 power/other v ss ac15 power/other v ss ac17 power/other v ss ac19 power/other v ss ac2 power/other v ss ac22 power/other v ss ac25 power/other v ss ac5 power/other v ss ac7 power/other v ss ac9 power/other v ss ad1 power/other v ss ad10 power/other v ss ad12 power/other table 30. pin listing by pin name pin name pin # signal buffer type direction v ss ad14 power/other v ss ad16 power/other v ss ad18 power/other v ss ad21 power/other v ss ad23 power/other v ss ad4 power/other v ss ad8 power/other v ss ae11 power/other v ss ae13 power/other v ss ae15 power/other v ss ae17 power/other v ss ae19 power/other v ss ae22 power/other v ss ae24 power/other v ss ae26 power/other v ss ae7 power/other v ss ae9 power/other v ss af1 power/other v ss af10 power/other v ss af12 power/other v ss af14 power/other v ss af16 power/other v ss af18 power/other v ss af20 power/other v ss af6 power/other v ss af8 power/other v ss b10 power/other v ss b12 power/other v ss b14 power/other v ss b16 power/other v ss b18 power/other v ss b20 power/other v ss b23 power/other v ss b26 power/other v ss b4 power/other v ss b8 power/other v ss c11 power/other v ss c13 power/other table 30. pin listing by pin name pin name pin # signal buffer type direction
datasheet 63 intel ? celeron ? processor in the 478-pin package v ss c15 power/other v ss c17 power/other v ss c19 power/other v ss c2 power/other v ss c22 power/other v ss c25 power/other v ss c5 power/other v ss c7 power/other v ss c9 power/other v ss d12 power/other v ss d14 power/other v ss d16 power/other v ss d18 power/other v ss d20 power/other v ss d21 power/other v ss d24 power/other v ss d3 power/other v ss d6 power/other v ss d8 power/other v ss e1 power/other v ss e11 power/other v ss e13 power/other v ss e15 power/other v ss e17 power/other v ss e19 power/other v ss e23 power/other v ss e26 power/other v ss e4 power/other v ss e7 power/other v ss e9 power/other v ss f10 power/other v ss f12 power/other v ss f14 power/other v ss f16 power/other v ss f18 power/other v ss f2 power/other v ss f22 power/other v ss f25 power/other table 30. pin listing by pin name pin name pin # signal buffer type direction v ss f5 power/other v ss f8 power/other v ss g21 power/other v ss g24 power/other v ss g3 power/other v ss g6 power/other v ss h1 power/other v ss h23 power/other v ss h26 power/other v ss h4 power/other v ss j2 power/other v ss j22 power/other v ss j25 power/other v ss j5 power/other v ss k21 power/other v ss k24 power/other v ss k3 power/other v ss k6 power/other v ss l1 power/other v ss l23 power/other v ss l26 power/other v ss l4 power/other v ss m2 power/other v ss m22 power/other v ss m25 power/other v ss m5 power/other v ss n21 power/other v ss n24 power/other v ss n3 power/other v ss n6 power/other v ss p2 power/other v ss p22 power/other v ss p25 power/other v ss p5 power/other v ss r1 power/other v ss r23 power/other v ss r26 power/other v ss r4 power/other table 30. pin listing by pin name pin name pin # signal buffer type direction
64 datasheet intel ? celeron ? processor in the 478-pin package v ss t21 power/other v ss t24 power/other v ss t3 power/other v ss t6 power/other v ss u2 power/other v ss u22 power/other v ss u25 power/other v ss u5 power/other v ss v1 power/other v ss v23 power/other v ss v26 power/other table 30. pin listing by pin name pin name pin # signal buffer type direction v ss v4 power/other v ss w21 power/other v ss w24 power/other v ss w3 power/other v ss w6 power/other v ss y2 power/other v ss y22 power/other v ss y25 power/other v ss y5 power/other v ssa ad22 power/other vsssense a4 power/other output table 30. pin listing by pin name pin name pin # signal buffer type direction
datasheet 65 intel ? celeron ? processor in the 478-pin package table 31. pin listing by pin number pin # pin name signal buffer type direction a2 thermtrip# asynch gtl+ output a3 v ss power/other a4 vsssense power/other output a5 vcc sense power/other output a6 testhi11 power/other input a7 reserved a8 v cc power/other a9 v ss power/other a10 v cc power/other a11 v ss power/other a12 v cc power/other a13 v ss power/other a14 v cc power/other a15 v ss power/other a16 v cc power/other a17 v ss power/other a18 v cc power/other a19 v ss power/other a20 v cc power/other a21 v ss power/other a22 reserved a23 d2# source synch input/output a24 v ss power/other a25 d3# source synch input/output a26 v ss power/other aa1 v ss power/other aa2 testhi1 power/other input aa3 binit# common clock input/output aa4 v ss power/other aa5 bpm4# common clock input/output aa6 gtlref power/other input aa7 v ss power/other aa8 v cc power/other aa9 v ss power/other aa10 v cc power/other aa11 v ss power/other aa12 v cc power/other aa13 v ss power/other aa14 v cc power/other aa15 v ss power/other aa16 v cc power/other aa17 v ss power/other aa18 v cc power/other aa19 v ss power/other aa20 itpclkout0 power/other output aa21 gtlref power/other input aa22 d62# source synch input/output aa23 v ss power/other aa24 d63# source synch input/output aa25 d61# source synch input/output aa26 v ss power/other ab1 a35# source synch input/output ab2 rsp# common clock input ab3 v ss power/other ab4 bpm5# common clock input/output ab5 bpm1# common clock input/output ab6 v ss power/other ab7 v cc power/other ab8 v ss power/other ab9 v cc power/other ab10 v ss power/other ab11 v cc power/other ab12 v ss power/other ab13 v cc power/other ab14 v ss power/other ab15 v cc power/other ab16 v ss power/other ab17 v cc power/other ab18 v ss power/other ab19 v cc power/other ab20 v ss power/other ab21 v ss power/other ab22 itpclkout1 power/other output ab23 pwrgood power/other input ab24 v ss power/other ab25 reset# common clock input table 31. pin listing by pin number pin # pin name signal buffer type direction
66 datasheet intel ? celeron ? processor in the 478-pin package ab26 slp# asynch gtl+ input ac1 ap0# common clock input/output ac2 v ss power/other ac3 ierr# common clock output ac4 bpm2# common clock input/output ac5 v ss power/other ac6 bpm0# common clock input/output ac7 v ss power/other ac8 v cc power/other ac9 v ss power/other ac10 v cc power/other ac11 v ss power/other ac12 v cc power/other ac13 v ss power/other ac14 v cc power/other ac15 v ss power/other ac16 v cc power/other ac17 v ss power/other ac18 v cc power/other ac19 v ss power/other ac20 testhi3 power/other input ac21 testhi2 power/other input ac22 v ss power/other ac23 testhi5 power/other input ac24 testhi4 power/other input ac25 v ss power/other ac26 itp_clk0 tap input ad1 v ss power/other ad2 reserved ad3 reserved ad4 v ss power/other ad5 bsel1 power/other output ad6 bsel0 power/other output ad7 v cc power/other ad8 v ss power/other ad9 v cc power/other ad10 v ss power/other ad11 v cc power/other table 31. pin listing by pin number pin # pin name signal buffer type direction ad12 v ss power/other ad13 v cc power/other ad14 v ss power/other ad15 v cc power/other ad16 v ss power/other ad17 v cc power/other ad18 v ss power/other ad19 v cc power/other ad20 v cca power/other ad21 v ss power/other ad22 v ssa power/other ad23 v ss power/other ad24 testhi0 power/other input ad25 testhi12 power/other input ad26 itp_clk1 tap input ae1 vid4 power/other output ae2 vid3 power/other output ae3 vid2 power/other output ae4 vid1 power/other output ae5 vid0 power/other output ae6 v cc power/other ae7 v ss power/other ae8 v cc power/other ae9 v ss power/other ae10 v cc power/other ae11 v ss power/other ae12 v cc power/other ae13 v ss power/other ae14 v cc power/other ae15 v ss power/other ae16 v cc power/other ae17 v ss power/other ae18 v cc power/other ae19 v ss power/other ae20 v cc power/other ae21 reserved ae22 v ss power/other ae23 v cciopll power/other table 31. pin listing by pin number pin # pin name signal buffer type direction
datasheet 67 intel ? celeron ? processor in the 478-pin package ae24 v ss power/other ae25 dbr# power/other output ae26 v ss power/other af1 v ss power/other af2 v cc power/other af3 reserved af4 vccvid power/other input af5 v cc power/other af6 v ss power/other af7 v cc power/other af8 v ss power/other af9 v cc power/other af10 v ss power/other af11 v cc power/other af12 v ss power/other af13 v cc power/other af14 v ss power/other af15 v cc power/other af16 v ss power/other af17 v cc power/other af18 v ss power/other af19 v cc power/other af20 v ss power/other af21 v cc power/other af22 bclk0 bus clock input af23 bclk1 bus clock input af24 reserved af25 reserved af26 sktocc# power/other output b2 ignne# asynch gtl+ input b3 thermda power/other b4 v ss power/other b5 smi# asynch gtl+ input b6 ferr# asynch agl+ output b7 v cc power/other b8 v ss power/other b9 v cc power/other b10 v ss power/other table 31. pin listing by pin number pin # pin name signal buffer type direction b11 v cc power/other b12 v ss power/other b13 v cc power/other b14 v ss power/other b15 v cc power/other b16 v ss power/other b17 v cc power/other b18 v ss power/other b19 v cc power/other b20 v ss power/other b21 d0# source synch input/output b22 d1# source synch input/output b23 v ss power/other b24 d6# source synch input/output b25 d9# source synch input/output b26 v ss power/other c1 tdi tap input c2 v ss power/other c3 prochot# asynch gtl+ output c4 thermdc power/other c5 v ss power/other c6 a20m# asynch gtl+ input c7 v ss power/other c8 v cc power/other c9 v ss power/other c10 v cc power/other c11 v ss power/other c12 v cc power/other c13 v ss power/other c14 v cc power/other c15 v ss power/other c16 v cc power/other c17 v ss power/other c18 v cc power/other c19 v ss power/other c20 v cc power/other c21 d4# source synch input/output c22 v ss power/other table 31. pin listing by pin number pin # pin name signal buffer type direction
68 datasheet intel ? celeron ? processor in the 478-pin package c23 d7# source synch input/output c24 d8# source synch input/output c25 v ss power/other c26 d12# source synch input/output d1 lint0 asynch gtl+ input d2 bpri# common clock input d3 v ss power/other d4 tck tap input d5 tdo tap output d6 v ss power/other d7 v cc power/other d8 v ss power/other d9 v cc power/other d10 v ss power/other d11 v cc power/other d12 v ss power/other d13 v cc power/other d14 v ss power/other d15 v cc power/other d16 v ss power/other d17 v cc power/other d18 v ss power/other d19 v cc power/other d20 v ss power/other d21 v ss power/other d22 d5# source synch input/output d23 d13# source synch input/output d24 v ss power/other d25 d15# source synch input/output d26 d23# source synch input/output e1 v ss power/other e2 defer# common clock input e3 hitm# common clock input/output e4 v ss power/other e5 lint1 asynch gtl+ input e6 trst# tap input e7 v ss power/other e8 v cc power/other table 31. pin listing by pin number pin # pin name signal buffer type direction e9 v ss power/other e10 v cc power/other e11 v ss power/other e12 v cc power/other e13 v ss power/other e14 v cc power/other e15 v ss power/other e16 v cc power/other e17 v ss power/other e18 v cc power/other e19 v ss power/other e20 v cc power/other e21 dbi0# source synch input/output e22 dstbn0# source synch input/output e23 v ss power/other e24 d17# source synch input/output e25 d21# source synch input/output e26 v ss power/other f1 rs0# common clock input f2 v ss power/other f3 hit# common clock input/output f4 rs2# common clock input f5 v ss power/other f6 gtlref power/other input f7 tms tap input f8 v ss power/other f9 v cc power/other f10 v ss power/other f11 v cc power/other f12 v ss power/other f13 v cc power/other f14 v ss power/other f15 v cc power/other f16 v ss power/other f17 v cc power/other f18 v ss power/other f19 v cc power/other f20 gtlref power/other input table 31. pin listing by pin number pin # pin name signal buffer type direction
datasheet 69 intel ? celeron ? processor in the 478-pin package f21 dstbp0# source synch input/output f22 v ss power/other f23 d19# source synch input/output f24 d20# source synch input/output f25 v ss power/other f26 d22# source synch input/output g1 ads# common clock input/output g2 bnr# common clock input/output g3 v ss power/other g4 lock# common clock input/output g5 rs1# common clock input g6 v ss power/other g21 v ss power/other g22 d10# source synch input/output g23 d18# source synch input/output g24 v ss power/other g25 dbi1# source synch input/output g26 d25# source synch input/output h1 v ss power/other h2 drdy# common clock input/output h3 req4# source synch input/output h4 v ss power/other h5 dbsy# common clock input/output h6 br0# common clock input/output h21 d11# source synch input/output h22 d16# source synch input/output h23 v ss power/other h24 d26# source synch input/output h25 d31# source synch input/output h26 v ss power/other j1 req0# source synch input/output j2 v ss power/other j3 req3# source synch input/output j4 req2# source synch input/output j5 v ss power/other j6 trdy# common clock input j21 d14# source synch input/output j22 v ss power/other table 31. pin listing by pin number pin # pin name signal buffer type direction j23 dstbp1# source synch input/output j24 d29# source synch input/output j25 v ss power/other j26 dp0# common clock input/output k1 a6# source synch input/output k2 a3# source synch input/output k3 v ss power/other k4 a4# source synch input/output k5 req1# source synch input/output k6 v ss power/other k21 v ss power/other k22 dstbn1# source synch input/output k23 d30# source synch input/output k24 v ss power/other k25 dp1# common clock input/output k26 dp2# common clock input/output l1 v ss power/other l2 a9# source synch input/output l3 a7# source synch input/output l4 v ss power/other l5 adstb0# source synch input/output l6 a5# source synch input/output l21 d24# source synch input/output l22 d28# source synch input/output l23 v ss power/other l24 comp0 power/other input/output l25 dp3# common clock input/output l26 v ss power/other m1 a13# source synch input/output m2 v ss power/other m3 a10# source synch input/output m4 a11# source synch input/output m5 v ss power/other m6 a8# source synch input/output m21 d27# source synch input/output m22 v ss power/other m23 d32# source synch input/output m24 d35# source synch input/output table 31. pin listing by pin number pin # pin name signal buffer type direction
70 datasheet intel ? celeron ? processor in the 478-pin package m25 v ss power/other m26 d37# source synch input/output n1 a12# source synch input/output n2 a14# source synch input/output n3 v ss power/other n4 a15# source synch input/output n5 a16# source synch input/output n6 v ss power/other n21 v ss power/other n22 d33# source synch input/output n23 d36# source synch input/output n24 v ss power/other n25 d39# source synch input/output n26 d38# source synch input/output p1 comp1 power/other input/output p2 v ss power/other p3 a19# source synch input/output p4 a20# source synch input/output p5 v ss power/other p6 a24# source synch input/output p21 d34# source synch input/output p22 v ss power/other p23 dstbp2# source synch input/output p24 d41# source synch input/output p25 v ss power/other p26 dbi2# source synch input/output r1 v ss power/other r2 a18# source synch input/output r3 a21# source synch input/output r4 v ss power/other r5 adstb1# source synch input/output r6 a28# source synch input/output r21 d40# source synch input/output r22 dstbn2# source synch input/output r23 v ss power/other r24 d43# source synch input/output r25 d42# source synch input/output r26 v ss power/other table 31. pin listing by pin number pin # pin name signal buffer type direction t1 a17# source synch input/output t2 a22# source synch input/output t3 v ss power/other t4 a26# source synch input/output t5 a30# source synch input/output t6 v ss power/other t21 v ss power/other t22 d46# source synch input/output t23 d47# source synch input/output t24 v ss power/other t25 d45# source synch input/output t26 d44# source synch input/output u1 a23# source synch input/output u2 v ss power/other u3 a25# source synch input/output u4 a31# source synch input/output u5 v ss power/other u6 testhi8 power/other input u21 d52# source synch input/output u22 v ss power/other u23 d50# source synch input/output u24 d49# source synch input/output u25 v ss power/other u26 d48# source synch input/output v1 v ss power/other v2 a27# source synch input/output v3 a32# source synch input/output v4 v ss power/other v5 ap1# common clock input/output v6 mcerr# common clock input/output v21 dbi3# source synch input/output v22 d53# source synch input/output v23 v ss power/other v24 d54# source synch input/output v25 d51# source synch input/output v26 v ss power/other w1 a29# source synch input/output w2 a33# source synch input/output table 31. pin listing by pin number pin # pin name signal buffer type direction
datasheet 71 intel ? celeron ? processor in the 478-pin package w3 v ss power/other w4 testhi9 power/other input w5 init# asynch gtl+ input w6 v ss power/other w21 v ss power/other w22 dstbn3# source synch input/output w23 dstbp3# source synch input/output w24 v ss power/other w25 d57# source synch input/output w26 d55# source synch input/output y1 a34# source synch input/output table 31. pin listing by pin number pin # pin name signal buffer type direction y2 v ss power/other y3 testhi10 power/other input y4 stpclk# asynch gtl+ input y5 v ss power/other y6 bpm3# common clock input/output y21 d60# source synch input/output y22 v ss power/other y23 d58# source synch input/output y24 d59# source synch input/output y25 v ss power/other y26 d56# source synch input/output table 31. pin listing by pin number pin # pin name signal buffer type direction
72 datasheet intel ? celeron ? processor in the 478-pin package 5.2 signal descriptions table 32. signal description (sheet 1 of 7) name type description a[35:3]# input/ output a[35:3]# (address) define a 2 36 -byte physical memory address space. in sub- phase 1 of the address phase, these pins transmit the address of a transaction. in sub-phase 2, these pins transmit transaction type information. these signals must connect the appropriate pins of all agents on the celeron processor in the 478-pin package system bus. a[35:3]# are protected by parity signals ap[1:0]#. a[35:3]# are source synchronous signals and are latched into the receiving buffers by adstb[1:0]#. on the active-to-inactive transition of reset#, the processor samples a subset of the a[35:3]# pins to determine power-on configuration. see section 7.1 for more details. a20m# input if a20m# (address-20 mask) is asserted, the processor masks physical address bit 20 (a20#) before looking up a line in any internal cache and before driving a read/write transaction on the bus. asserting a20m# emulates the 8086 processor ? s address wrap-around at the 1-mbyte boundary. assertion of a20m# is only supported in real mode. a20m# is an asynchronous signal. however, to ensure recognition of this signal following an input/output write instruction, it must be valid along with the trdy# assertion of the corresponding input/output write bus transaction. ads# input/ output ads# (address strobe) is asserted to indicate the validity of the transaction address on the a[35:3]# and req[4:0]# pins. all bus agents observe the ads# activation to begin parity checking, protocol checking, address decode, internal snoop, or deferred reply id match operations associated with the new transaction. adstb[1:0]# input/ output address strobes are used to latch a[35:3]# and req[4:0]# on their rising and falling edges. strobes are associated with signals as follows: signal associated strobe req[4:0]#, a[16:3]# adstb0# a[35:17]# adstb1# ap[1:0]# input/ output ap[1:0]# (address parity) are driven by the request initiator along with ads#, a[35:3]#, and the transaction type on the req[4:0]#. a correct parity signal is high if an even number of covered signals are low and low if an odd number of covered signals are low. this allows parity to be high when all the covered signals are high. ap[1:0]# should connect the appropriate pins of all celeron processor in the 478-pin package system bus agents. the following defines the coverage model of these signals: request signal subphase subphase 2 a[35:24]# ap0# ap1# a[23:3]# ap1# ap0# req[4:0]# ap1# ap0# bclk[1:0] input the differential pair bclk (bus clock) determines the system bus frequency. all processor system bus agents must receive these signals to drive their outputs and latch their inputs. all external timing parameters are specified with respect to the rising edge of bclk0 crossing v cross .
datasheet 73 intel ? celeron ? processor in the 478-pin package binit# input/ output binit# (bus initialization) may be observed and driven by all processor system bus agents and if used, must connect the appropriate pins of all such agents. if the binit# driver is enabled during power-on configuration, binit# is asserted to signal any bus condition that prevents reliable future operation. if binit# observation is enabled during power-on configuration, and binit# is sampled asserted, symmetric agents reset their bus lock# activity and bus request arbitration state machines. the bus agents do not reset their ioq and transaction tracking state machines upon observation of binit# activation. once the binit# assertion has been observed, the bus agents will re-arbitrate for the system bus and attempt completion of their bus queue and ioq entries. if binit# observation is disabled during power-on configuration, a central agent may handle an assertion of binit# as appropriate to the error handling architecture of the system. bnr# input/ output bnr# (block next request) is used to assert a bus stall by any bus agent who is unable to accept new bus transactions. during a bus stall, the current bus owner cannot issue any new transactions. bpm[5:0]# input/ output bpm[5:0]# (breakpoint monitor) are breakpoint and performance monitor signals. they are outputs from the processor which indicate the status of breakpoints and programmable counters used for monitoring processor performance. bpm[5:0]# should connect the appropriate pins of all celeron processor in the 478-pin package system bus agents. bpm4# provides prdy# (probe ready) functionality for the tap port. prdy# is a processor output used by debug tools to determine processor debug readiness. bpm5# provides preq# (probe request) functionality for the tap port. preq# is used by debug tools to request debug operation of the processor. refer to table 1 for the appropriate platform design guide, and the itp700 debug port design guide for more detailed information. these signals do not have on-die termination. refer to section 2.4 , and the appropriate platform design guide for termination requirements. bpri# input bpri# (bus priority request) is used to arbitrate for ownership of the processor system bus. it must connect the appropriate pins of all processor system bus agents. observing bpri# active (as asserted by the priority agent) causes all other agents to stop issuing new requests, unless such requests are part of an ongoing locked operation. the priority agent keeps bpri# asserted until all of its requests are completed, then releases the bus by deasserting bpri#. br0# input/ output br0# drives the breq0# signal in the system and is used by the processor to request the bus. during power-on configuration this pin is sampled to determine the agent id = 0. this signal does not have on-die termination and must be terminated. bsel[1:0] output the bclk[1:0] frequency select signals bsel[1:0] are used to select the processor input clock frequency. table 4 defines the possible combinations of the signals and the frequency associated with each combination. the required frequency is determined by the processor, chipset and clock synthesizer. all agents must operate at the same frequency. the celeron processor in the 478-pin package operates currently at a 400 mhz system bus frequency (100 mhz bclk[1:0] frequency). for more information about these pins, including termination recommendations refer to section 2.8 and the appropriate platform design guide. comp[1:0] analog comp[1:0] must be terminated on the system board using precision resistors. refer to the appropriate platform design guide for details on implementation. table 32. signal description (sheet 2 of 7) name type description
74 datasheet intel ? celeron ? processor in the 478-pin package d[63:0]# input/ output d[63:0]# (data) are the data signals. these signals provide a 64-bit data path between the processor system bus agents, and must connect the appropriate pins on all such agents. the data driver asserts drdy# to indicate a valid data transfer. d[63:0]# are quad-pumped signals and will thus be driven four times in a common clock period. d[63:0]# are latched off the falling edge of both dstbp[3:0]# and dstbn[3:0]#. each group of 16 data signals correspond to a pair of one dstbp# and one dstbn#. the following are the groupings of the quad-pumped data signals, and their associated data strobes and dbi#: data group dstbn# / dstbp# dbi# d[15:0]# 0 0 d[31:16]# 1 1 d[47:32]# 2 2 d[63:48]# 3 3 furthermore, the dbi# pins determine the polarity of the data signals. each group of 16 data signals corresponds to one dbi# signal. when the dbi# signal is active, the corresponding data group is inverted and therefore sampled active high. dbi[3:0]# input/ output dbi[3:0]# are source synchronous and indicate the polarity of the d[63:0]# signals. the dbi[3:0]# signals are activated when the data on the data bus is inverted. the bus agent will invert the data bus signals if more than half the bits, within the covered group, would change level in the next cycle. the following are the dbi[3:0] assignments to the data bus: bus signal data bus signals dbi3# d[63:48]# dbi2# d[47:32]# dbi1# d[31:16]# dbi0# d[15:0]# dbr# output dbr# is used only in processor systems where no debug port is implemented on the system board. dbr# is used by a debug port interposer so that an in-target probe can drive system reset. if a debug port is implemented in the system, dbr# is a no connect in the system. dbr# is not a processor signal. dbsy# input/ output dbsy# (data bus busy) is asserted by the agent responsible for driving data on the processor system bus to indicate that the data bus is in use. the data bus is released after dbsy# is deasserted. this signal must connect the appropriate pins on all processor system bus agents. defer# input defer# is asserted by an agent to indicate that a transaction cannot be guaranteed in-order completion. assertion of defer# is normally the responsibility of the addressed memory or input/output agent. this signal must connect the appropriate pins of all processor system bus agents. dp[3:0]# input/ output dp[3:0]# (data parity) provide parity protection for the d[63:0]# signals. they are driven by the agent responsible for driving d[63:0]#, and must connect the appropriate pins of all celeron processor in the 478-pin package system bus agents. drdy# input/ output drdy# (data ready) is asserted by the data driver on each data transfer, indicating valid data on the data bus. in a multi-common clock data transfer, drdy# may be deasserted to insert idle clocks. this signal must connect the appropriate pins of all processor system bus agents. dstbn[3:0]# input/ output the following are the dstbn data strobes that are used to latch d[63:0]#: signals associated strobe d[15:0]#, dbi0# dstbn0# d[31:16]#, dbi1# dstbn1# d[47:32]#, dbi2# dstbn2# d[63:48]#, dbi3# dstbn3# table 32. signal description (sheet 3 of 7) name type description
datasheet 75 intel ? celeron ? processor in the 478-pin package dstbp[3:0]# input/ output the following are the dstbp data strobes that are used to latch d[63:0]#: signals associated strobe d[15:0]#, dbi0# dstbp0# d[31:16]#, dbi1# dstbp1# d[47:32]#, dbi2# dstbp2# d[63:48]#, dbi3# dstbp3# ferr# output ferr# (floating-point error) is asserted when the processor detects an unmasked floating-point error. ferr# is similar to the error# signal on the intel 387 coprocessor, and is included for compatibility with systems using ms-dos*-type floating-point error reporting. gtlref input gtlref determines the signal reference level for agtl+ input pins. gtlref should be set at 2/3 v cc . gtlref is used by the agtl+ receivers to determine if a signal is a logical 0 or logical 1. refer to the appropriate platform design guide for more information. hit# hitm# input/ output input/ output hit# (snoop hit) and hitm# (hit modified) convey transaction snoop operation results. any system bus agent may assert both hit# and hitm# together to indicate that it requires a snoop stall, which can be continued by reasserting hit# and hitm# together. ierr# output ierr# (internal error) is asserted by a processor as the result of an internal error. assertion of ierr# is usually accompanied by a shutdown transaction on the processor system bus. this transaction may optionally be converted to an external error signal (e.g., nmi) by system core logic. the processor will keep ierr# asserted until the assertion of reset#. ierr# is de-asserted on assertion of reset# only and not other signals. this signals does not have on-die termination. refer to section 2.4 for termination requirements. ignne# input ignne# (ignore numeric error) is asserted to force the processor to ignore a numeric error and continue to execute noncontrol floating-point instructions. if ignne# is deasserted, the processor generates an exception on a noncontrol floating-point instruction if a previous floating-point instruction caused an error. ignne# has no effect when the ne bit in control register 0 (cr0) is set. ignne# is an asynchronous signal. however, to ensure recognition of this signal following an input/output write instruction, it must be valid along with the trdy# assertion of the corresponding input/output write bus transaction. init# input init# (initialization), when asserted, resets integer registers inside the processor without affecting its internal caches or floating-point registers. the processor then begins execution at the power-on reset vector configured during power-on configuration. the processor continues to handle snoop requests during init# assertion. init# is an asynchronous signal and must connect the appropriate pins of all processor system bus agents. if init# is sampled active on the active to inactive transition of reset#, then the processor executes its built-in self-test (bist). itpclkout[1:0] output the itpclkout[1:0] pins do not provide any output for the celeron processor in the 478-pin package. the function of these pins for the pentium ? 4 processor with 512 kb l2 cache on 0.13 micron process can be found in the intel ? pentium ? 4 processor with 512 kb l2 cache on 0.13 micron process datasheet . refer to section 2.4 for additional details and termination requirements. itp_clk[1:0] input itp_clk[1:0] are copies of bclk that are used only in processor systems where no debug port is implemented on the system board. itp_clk[1:0] are used as bclk[1:0] references for a debug port implemented on an interposer. if a debug port is implemented in the system, itp_clk[1:0] are no connects in the system. these are not processor signals. table 32. signal description (sheet 4 of 7) name type description
76 datasheet intel ? celeron ? processor in the 478-pin package lint[1:0] input lint[1:0] (local apic interrupt) must connect the appropriate pins of all apic bus agents. when the apic is disabled, the lint0 signal becomes intr, a maskable interrupt request signal, and lint1 becomes nmi, a nonmaskable interrupt. intr and nmi are backward compatible with the signals of those names on the pentium processor. both signals are asynchronous. both of these signals must be software configured via bios programming of the apic register space to be used either as nmi/intr or lint[1:0]. because the apic is enabled by default after reset, operation of these pins as lint[1:0] is the default configuration. lock# input/ output lock# indicates to the system that a transaction must occur atomically. this signal must connect the appropriate pins of all processor system bus agents. for a locked sequence of transactions, lock# is asserted from the beginning of the first transaction to the end of the last transaction. when the priority agent asserts bpri# to arbitrate for ownership of the processor system bus, it will wait until it observes lock# deasserted. this enables symmetric agents to retain ownership of the processor system bus throughout the bus locked operation and ensure the atomicity of lock. mcerr# input/ output mcerr# (machine check error) is asserted to indicate an unrecoverable error without a bus protocol violation. it may be driven by all processor system bus agents. mcerr# assertion conditions are configurable at a system level. assertion options are defined by the following options: enabled or disabled. asserted, if configured, for internal errors along with ierr#. asserted, if configured, by the request initiator of a bus transaction after it observes an error. asserted by any bus agent when it observes an error in a bus transaction. for more details regarding machine check architecture, refer to the ia-32 software developer ? s manual, volume 3: system programming guide . prochot# output prochot# will go active when the processor temperature monitoring sensor detects that the processor has reached its maximum safe operating temperature. this indicates that the processor thermal control circuit has been activated, if enabled. see section 7.3 for more details. pwrgood input pwrgood (power good) is a processor input. the processor requires this signal to be a clean indication that the clocks and power supplies are stable and within their specifications. ? clean ? implies that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. the signal must then transition monotonically to a high state. figure 12 illustrates the relationship of pwrgood to the reset# signal. pwrgood can be driven inactive at any time, but clocks and power must again be stable before a subsequent rising edge of pwrgood. it must also meet the minimum pulse width specification in table 16 , and be followed by a 1 to 10 ms reset# pulse. the pwrgood signal must be supplied to the processor; it is used to protect internal circuits against voltage sequencing issues. it should be driven high throughout boundary scan operation. req[4:0]# input/ output req[4:0]# (request command) must connect the appropriate pins of all processor system bus agents. they are asserted by the current bus owner to define the currently active transaction type. these signals are source synchronous to adstb0#. refer to the ap[1:0]# signal description for a details on parity checking of these signals. table 32. signal description (sheet 5 of 7) name type description
datasheet 77 intel ? celeron ? processor in the 478-pin package reset# input asserting the reset# signal resets the processor to a known state and invalidates its internal caches without writing back any of their contents. for a power-on reset, reset# must stay active for at least one millisecond after v cc and bclk have reached their proper specifications. on observing active reset#, all system bus agents will deassert their outputs within two clocks. reset# must not be kept asserted for more than 10 ms while pwrgood is asserted. a number of bus signals are sampled at the active-to-inactive transition of reset# for power-on configuration. these configuration options are described in the section 7.1 . this signal does not have on-die termination and must be terminated on the system board. rs[2:0]# input rs[2:0]# (response status) are driven by the response agent (the agent responsible for completion of the current transaction), and must connect the appropriate pins of all processor system bus agents. rsp# input rsp# (response parity) is driven by the response agent (the agent responsible for completion of the current transaction) during assertion of rs[2:0]#, the signals for which rsp# provides parity protection. it must connect to the appropriate pins of all processor system bus agents. a correct parity signal is high if an even number of covered signals are low and low if an odd number of covered signals are low. while rs[2:0]# = 000, rsp# is also high, since this indicates it is not being driven by any agent guaranteeing correct parity. sktocc# output sktocc# (socket occupied) will be pulled to ground by the processor. system board designers may use this pin to determine if the processor is present. slp# input slp# (sleep), when asserted in stop-grant state, causes the processor to enter the sleep state. during sleep state, the processor stops providing internal clock signals to all units, leaving only the phase-locked loop (pll) still operating. processors in this state will not recognize snoops or interrupts. the processor will recognize only assertion of the reset# signal, deassertion of slp#, and removal of the bclk input while in sleep state. if slp# is deasserted, the processor exits sleep state and returns to stop-grant state, restarting its internal clock signals to the bus and processor core units. if the bclk input is stopped while in the sleep state the processor will exit the sleep state and transition to the deep sleep state. smi# input smi# (system management interrupt) is asserted asynchronously by system logic. on accepting a system management interrupt, the processor saves the current state and enter system management mode (smm). an smi acknowledge transaction is issued, and the processor begins program execution from the smm handler. if smi# is asserted during the deassertion of reset#, the processor will tristate its outputs. stpclk# input stpclk# (stop clock), when asserted, causes the processor to enter a low power stop-grant state. the processor issues a stop-grant acknowledge transaction, and stops providing internal clock signals to all processor core units except the system bus and apic units. the processor continues to snoop bus transactions and service interrupts while in stop-grant state. when stpclk# is deasserted, the processor restarts its internal clock to all units and resumes execution. the assertion of stpclk# has no effect on the bus clock; stpclk# is an asynchronous input. tck input tck (test clock) provides the clock input for the processor test bus (also known as the test access port). tdi input tdi (test data in) transfers serial test data into the processor. tdi provides the serial input needed for jtag specification support. tdo output tdo (test data out) transfers serial test data out of the processor. tdo provides the serial output needed for jtag specification support. table 32. signal description (sheet 6 of 7) name type description
78 datasheet intel ? celeron ? processor in the 478-pin package testhi[12:8] testhi[5:0] input testhi[12:8] and testhi[5:0] must be connected to a v cc power source through a resistor for proper processor operation. see section 2.4 for more details. thermda other thermal diode anode. see section 7.3.1 . thermdc other thermal diode cathode. see section 7.3.1 . thermtrip# output assertion of thermtrip# (thermal trip) indicates the processor junction temperature has reached a level beyond which permanent silicon damage may occur. measurement of the temperature is accomplished through an internal thermal sensor which is configured to trip at approximately 135 c. upon assertion of thermtrip#, the processor will shut off its internal clocks (thus halting program execution) in an attempt to reduce the processor junction temperature. to protect the processor, its core voltage (v cc ) must be removed following the assertion of thermtrip#. see figure 13 and table 16 for the appropriate power down sequence and timing requirements. once activated, thermtrip# remains latched until reset# is asserted. while the assertion of the reset# signal will de-assert thermtrip#, if the processor ? s junction temperature remains at or above the trip level, thermtrip# will again be asserted after reset# is de-asserted. tms input tms (test mode select) is a jtag specification support signal used by debug tools. trdy# input trdy# (target ready) is asserted by the target to indicate that it is ready to receive a write or implicit writeback data transfer. trdy# must connect the appropriate pins of all system bus agents. trst# input trst# (test reset) resets the test access port (tap) logic. trst# must be driven low during power on reset. this can be done with a 680 ? pull-down resistor. v cca input v cca provides isolated power for the internal processor core plls. refer to the appropriate platform design guide for complete implementation details. v cciopll input v cciopll provides isolated power for internal processor system bus plls. follow the guidelines for v cca , and refer to the appropriate platform design guide for complete implementation details. vcc sense output vcc sense is an isolated low impedance connection to processor core power (v cc ). it can be used to sense or measure power near the silicon with little noise. vccvid input 1.2 v are required to be supplied to the vccvid pin if the platform is going to support the pentium ? processor with 512 kb l2 cache on .13 micron process. this requirement is to enable the platform to be upgradeable to the pentium ? processor with 512 kb l2 cache on 0.13 micron process and is not necessary if the platform will only support the celeron processor in the 478-pin package. refer to the pentium ? 4 processor with 512 kb l2 cache on 0.13 micron process datasheet and the appropriate platform design guide for more information. vid[4:0] output vid[4:0] (voltage id) pins can be used to support automatic selection of power supply voltages (v cc ). these pins are not signals, but are either an open circuit or a short circuit to v ss on the processor. the combination of opens and shorts defines the voltage required by the processor. the vid pins are needed to cleanly support processor voltage specification variations. see table 2 for definitions of these pins. the power supply must supply the voltage that is requested by these pins, or disable itself. v ssa input v ssa is the isolated ground for internal plls. v sssense output v sssense is an isolated low impedance connection to processor core v ss . it can be used to sense or measure ground near the silicon with little noise table 32. signal description (sheet 7 of 7) name type description
datasheet 79 intel ? celeron ? processor in the 478-pin package 6.0 thermal specifications and design considerations the celeron processor in the 478-pin package uses an integrated heat spreader (ihs) for heatsink attachment that is intended to provide for multiple types of thermal solutions. this section provides data necessary for development of a thermal solution. see figure 30 for an exploded view of an example thermal solution for the celeron processor in the 478-pin package. this is for illustration purposes. for further thermal solution design details, refer to the intel ? pentium ? 4 processor in the 478-pin package thermal design guidelines . note: the processor is either shipped by itself or with a heatsink for boxed processors. see chapter 8.0 for details on boxed processors. note: this figure is not to scale. figure 30. example thermal solution for the intel ? celeron processor in the 478-pin package clip assembly fan/shroud heatsink mechanism processor 478-pin socket
80 datasheet intel ? celeron ? processor in the 478-pin package 6.1 thermal specifications table 33 specifies the thermal design power dissipation envelope for the celeron processor in the 478-pin package. analysis indicates that real applications are unlikely to cause the processor to consume the maximum possible power consumption. intel recommends that system thermal designs target the ? thermal design power ? indicated in table 33 instead of ? max processor power. ? the thermal monitor feature (refer to section 7.3 ) is designed to help protect the processor from overheating while executing high power code that exceeds the recommendations in this table. to ensure maximum flexibility, systems should be designed to the flexible motherboard guidelines, even if a processor with a lower thermal dissipation is planned. in all cases the thermal monitor feature must be enabled for the processor to be in specification. table 33 also lists the maximum and minimum processor temperature specifications for t c . a thermal solution must be designed to ensure the temperature of the processor does not exceed these specifications. notes: 1. these values are specified at v cc_max for the processor. the processor should not be subjected to any static v cc and icc combination wherein v cc exceeds v cc_max for a given current. 2. the numbers in this column reflect intel ? s recommended design point and are not indicative of the maximum power the processor can dissipate under worst conditions. for more details refer to the intel ? pentium ? 4 processor in the 478-pin package thermal design guidelines . table 33. intel ? celeron ? processor in the 478-pin package thermal design power processor and core frequency (ghz) thermal design power 2 (w) minimum t c ( c) maximum t c ( c) notes 1 1.70 ghz 63.5 5 76 1.80 ghz 66.1 5 77
datasheet 81 intel ? celeron ? processor in the 478-pin package 6.2 thermal analysis 6.2.1 thermal solution performance refer to the intel ? pentium ? 4 processor in the 478-pin package thermal design guidelines . 6.2.2 measurements for thermal specifications 6.2.2.1 processor case temperature measurement the maximum and minimum case temperatures (t c ) for the celeron processor in the 478-pin package are specified in table 33 . these temperature specifications are meant to ensure correct and reliable operation of the processor. figure 31 illustrates where intel recommends t c thermal measurements should be made. figure 31. guideline locations for case temperature (t c ) thermocouple placement measure from edge of processor measure t at this point. c thermal interface material (tim) should cover the entire surface of the integrated heat spreader 0.689 ? 17.5 mm 0.689 ? 17.5 mm 35 mm package
82 datasheet intel ? celeron ? processor in the 478-pin package this page is intentionally left blank.
datasheet 83 intel ? celeron ? processor in the 478-pin package 7.0 features 7.1 power-on configuration options several configuration options can be configured by hardware. the celeron processor in the 478-pin package samples the hardware configuration at reset, on the active-to-inactive transition of reset#. for specifications on these options, refer to table 34 . the sampled information configures the processor for subsequent operation. these configuration options cannot be changed except by another reset. all resets reconfigure the processor; for reset purposes, the processor does not distinguish between a warm reset and a power-on reset. notes: 1. asserting this signal during reset# will select the corresponding option. 7.2 clock control and low power states the use of autohalt, stop-grant, sleep, and deep sleep states is allowed in the celeron processor in the 478-pin package based systems to reduce power consumption by stopping the clock to internal sections of the processor, depending on each particular state. see figure 32 for a visual representation of the processor low power states. 7.2.1 normal state ? state 1 this is the normal operating state for the processor. 7.2.2 autohalt powerdown state ? state 2 autohalt is a low power state entered when the processor executes the halt instruction. the processor will transition to the normal state upon the occurrence of smi#, binit#, init#, or lint[1:0] (nmi, intr). reset# will cause the processor to immediately initialize itself. the return from a system management interrupt (smi) handler can be to either normal mode or the autohalt power down state. see the intel architecture software developer ? s manual, volume iii: system programmer ? s guide for more information. table 34. power-on configuration option pins configuration option pin 1 output tristate smi# execute bist init# in order queue pipelining (set ioq depth to 1) a7# disable mcerr# observation a9# disable binit# observation a10# apic cluster id (0-3) a[12:11]# disable bus parking a15# symmetric agent arbitration id br0#
84 datasheet intel ? celeron ? processor in the 478-pin package the system can generate a stpclk# while the processor is in the autohalt power down state. when the system deasserts the stpclk# interrupt, the processor will return execution to the halt state. while in autohalt power down state, the processor will process bus snoops. figure 32. stop clock state machine 2. auto halt power down state bclk running. snoops and interrupts allowed. halt instruction and halt bus cycle generated init#, binit#, intr, nmi, smi#, reset# 1. normal state normal execution. stpclk# asserted stpclk# de-asserted 3. stop grant state bclk running. snoops and interrupts allowed. slp# asserted slp# de-asserted 5. sleep state bclk running. no snoops or interrupts allowed. bclk input stopped bclk input restarted 6. deep sleep state bclk stopped. no snoops or interrupts allowed. 4. halt/grant snoop state bclk running. service snoops to caches. snoop event occurs snoop event serviced snoop event occurs snoop event serviced s t p c l k # a ss e r t e d s t p c l k # d e - a s s e r t e d
datasheet 85 intel ? celeron ? processor in the 478-pin package 7.2.3 stop-grant state ? state 3 when the stpclk# pin is asserted, the stop-grant state of the processor is entered 20 bus clocks after the response phase of the processor-issued stop grant acknowledge special bus cycle. once the stpclk# pin has been asserted, it may only be deasserted once the processor is in the stop grant state. since the agtl+ signal pins receive power from the system bus, these pins should not be driven (allowing the level to return to v cc ) for minimum power drawn by the termination resistors in this state. in addition, all other input pins on the system bus should be driven to the inactive state. binit# will not be serviced while the processor is in stop-grant state. the event will be latched and can be serviced by software upon exit from the stop grant state. reset# will cause the processor to immediately initialize itself, but the processor will stay in stop-grant state. a transition back to the normal state will occur with the de-assertion of the stpclk# signal. when re-entering the stop grant state from the sleep state, stpclk# should only be de-asserted one or more bus clocks after the de-assertion of slp#. a transition to the halt/grant snoop state will occur when the processor detects a snoop on the system bus (see section 7.2.4 ). a transition to the sleep state (see section 7.2.5 ) will occur with the assertion of the slp# signal. while in the stop-grant state, smi#, init#, binit# and lint[1:0] will be latched by the processor, and only serviced when the processor returns to the normal state. only one occurrence of each event will be recognized upon return to the normal state. while in stop-grant state, the processor will process a system bus snoop. 7.2.4 halt/grant snoop state ? state 4 the processor will respond to snoop transactions on the system bus while in stop-grant state or in autohalt power down state. during a snoop transaction, the processor enters the halt/grant snoop state. the processor will stay in this state until the snoop on the system bus has been serviced (whether by the processor or another agent on the system bus). after the snoop is serviced, the processor will return to the stop-grant state or autohalt power down state, as appropriate.
86 datasheet intel ? celeron ? processor in the 478-pin package 7.2.5 sleep state ? state 5 the sleep state is a very low power state in which the processor maintains its context, maintains the phase-locked loop (pll), and has stopped all internal clocks. the sleep state can only be entered from stop-grant state. once in the stop-grant state, the processor will enter the sleep state upon the assertion of the slp# signal. the slp# pin should only be asserted when the processor is in the stop grant state. slp# assertions while the processor is not in the stop grant state is out of specification and may result in unapproved operation. snoop events that occur while in sleep state or during a transition into or out of sleep state will cause unpredictable behavior. in the sleep state, the processor is incapable of responding to snoop transactions or latching interrupt signals. no transitions or assertions of signals (with the exception of slp# or reset#) are allowed on the system bus while the processor is in sleep state. any transition on an input signal before the processor has returned to stop-grant state will result in unpredictable behavior. if reset# is driven active while the processor is in the sleep state, and held active as specified in the reset# pin specification, then the processor will reset itself, ignoring the transition through stop-grant state. if reset# is driven active while the processor is in the sleep state, the slp# and stpclk# signals should be deasserted immediately after reset# is asserted to ensure the processor correctly executes the reset sequence. while in the sleep state, the processor is capable of entering its lowest power state, the deep sleep state, by stopping the bclk[1:0] inputs. (see section 7.2.6 ). once in the sleep or deep sleep states, the slp# pin must be de-asserted if another asynchronous system bus event needs to occur. the slp# pin has a minimum assertion of one bclk period. when the processor is in sleep state, it will not respond to interrupts or snoop transactions. 7.2.6 deep sleep state ? state 6 deep sleep state is the lowest power state the processor can enter while maintaining context. deep sleep state is entered by stopping the bclk[1:0] inputs (after the sleep state was entered from the assertion of the slp# pin). the processor is in deep sleep state immediately after blck[1:0] is stopped. to provide maximum power conservation hold the blck0 input at v ol and the bclk1 input at v oh during the deep sleep state. stopping the bclk input lowers the overall current consumption to leakage levels. to re-enter the sleep state, the blck input must be restarted. a period of 1 ms (to allow for pll stabilization) must occur before the processor can be considered to be in the sleep state. once in the sleep state, the slp# pin can be deasserted to re-enter the stop-grant state. while in deep sleep state, the processor is incapable of responding to snoop transactions or latching interrupt signals. no transitions or assertions of signals are allowed on the system bus while the processor is in deep sleep state. any transition on an input signal before the processor has returned to stop-grant state will result in unpredictable behavior. the processor has to stay in deep sleep mode for minimum of 25 s. when the processor is in deep sleep state, it will not respond to interrupts or snoop transactions.
datasheet 87 intel ? celeron ? processor in the 478-pin package 7.3 thermal monitor the thermal monitor feature found in the celeron processor in the 478-pin package allows system designers to design lower cost thermal solutions without compromising system integrity or reliability. by using a factory-tuned, precision on-die thermal sensor, and a fast acting thermal control circuit (tcc), the processor, without the aid of any additional software or hardware, can keep the processor ? s die temperature within factory specifications under nearly all conditions. thermal monitor thus allows the processor and system thermal solutions to be designed much closer to the power envelopes of real applications, instead of being designed to the much higher maximum processor power envelopes. thermal monitor controls the processor temperature by modulating the internal processor core clocks. the processor clocks are modulated when the tcc is activated. thermal monitor uses two modes to activate the tcc: automatic mode and on-demand mode. automatic mode is required for the processor to operate within specifications and must first be enabled via bios. once automatic mode is enabled, the tcc will activate only when the internal die temperature is very near the temperature limits of the processor. when tcc is enabled, and a high temperature situation exists (i.e. tcc is active), the clocks will be modulated by alternately turning the clocks off and on at a 50% duty cycle. clocks will not be off for more than 3 s when tcc is active. cycle times are processor speed dependent and will decrease linearly as processor core frequencies increase. a small amount of hysteresis has been included to prevent rapid active/inactive transitions of the tcc when the processor temperature is near the trip point. once the temperature has returned to a non-critical level, and the hysteresis timer has expired, modulation ceases and tcc goes inactive. processor performance will be decrease by ~50% when the tcc is active (assuming a 50% duty cycle), however, with a properly designed and characterized thermal solution the tcc most likely will only be activated briefly when the system is near maximum temperature and during the most power intensive applications. for automatic mode, the 50% duty cycle is factory configured and cannot be modified. also, automatic mode does not require any additional hardware, software drivers or interrupt handling routines. the tcc may also be activated via on-demand mode. if bit 4 of the acpi thermal monitor control register is written to a "1" the tcc will be activated immediately, independent of the processor temperature. when using on-demand mode to activate the tcc, the duty cycle of the clock modulation is programmable via bits 3:1 of the same acpi thermal monitor control register. in automatic mode, the duty cycle is fixed at 50% on, 50% off, however in on-demand mode, the duty cycle can be programmed from 12.5% on/ 87.5% off, to 87.5% on/12.5% off in 12.5% increments. on-demand mode may be used at the same time automatic mode is enabled, however, if the system tries to enable the tcc via on-demand mode at the same time automatic mode is enabled and a high temperature condition exists, the 50% duty cycle of the automatic mode will override the duty cycle selected by the on-demand mode. an external signal, prochot# (processor hot) is asserted at any time the tcc is active (either in automatic or on-demand mode). bus snooping and interrupt latching are also active while the tcc is active. the temperature at which the thermal control circuit activates is not user configurable and is not software visible. besides the thermal sensor and thermal control circuit, the thermal monitor feature also includes one acpi register, one performance counter register, three model specific registers (msr), and one i/o pin (prochot#). all are available to monitor and control the state of the thermal monitor feature. thermal monitor can be configured to generate an interrupt upon the assertion or de- assertion of prochot# (i.e., upon the activation/deactivation of tcc).
88 datasheet intel ? celeron ? processor in the 478-pin package if automatic mode is disabled the processor will be operating out of specification and cannot be guaranteed to provide reliable results. regardless of enabling of the automatic or on-demand modes, in the event of a catastrophic cooling failure, the processor will automatically shut down when the silicon has reached a temperature of approximately 135 c. at this point the system bus signal thermtrip# will go active and stay active until reset# has been initiated. thermtrip# activation is independent of processor activity and does not generate any bus cycles. if thermtrip# is asserted, processor core voltage (v cc ) must be removed within the timeframe defined in table 16 . 7.3.1 thermal diode the celeron processor in the 478-pin package incorporates an on-die thermal diode. a thermal sensor located on the system board may monitor the die temperature of the celeron processor in the 478-pin package for thermal management/long term die temperature change purposes. table 35 and table 36 provide the diode parameter and interface specifications. this thermal diode is separate from the thermal monitor ? s thermal sensor and cannot be used to predict the behavior of the thermal monitor. notes: 1. not 100% tested. specified by design characterization. 2. intel does not support or recommend operation of the thermal diode under reverse bias. 3. at room temperature with a forward bias of 630 mv. 4. n_ideality is the diode ideality factor parameter, as represented by the diode equation: i=io(e (vd*q)/(nkt) ? 1). table 35. thermal diode parameters symbol min typ max unit notes 1 i forward bias 5 450 ua 2 n_ideality 0.9933 1.0045 1.0368 3, 4 table 36. thermal diode interface pin name pin number pin description thermda b3 diode anode thermdc c4 diode cathode
datasheet 89 intel ? celeron ? processor in the 478-pin package 8.0 boxed processor specifications the celeron processor in the 478-pin package will also be offered as an intel boxed processor. intel boxed processors are intended for system integrators who build systems from motherboards and standard components. the boxed celeron processor in the 478-pin package will be supplied with a cooling solution. this chapter documents motherboard and system requirements for the cooling solution that will be supplied with the boxed celeron processor in the 478-pin package. this chapter is particularly important for oems that manufacture motherboards for system integrators. unless otherwise noted, all figures in this chapter are dimensioned in millimeters and inches [in brackets]. figure 33 shows a mechanical representation of a boxed celeron processor in the 478-pin package. note: drawings in this section reflect only the specifications on the intel boxed processor product. these dimensions should not be used as a generic keep-out zone for all cooling solutions. it is the system designer ? s responsibility to consider their proprietary cooling solution when designing to the required keep-out zone on their system platform and chassis. refer to the intel ? pentium ? 4 processor in the 478-pin package thermal design guidelines for further guidance. contact your local intel sales representative for this document. note: the airflow of the fan heatsink is into the center and out of the sides of the fan heatsink. figure 33. mechanical representation of the boxed intel ? celeron ? processor in the 478-pin package
90 datasheet intel ? celeron ? processor in the 478-pin package 8.1 mechanical specifications 8.1.1 boxed processor cooling solution dimensions this section documents the mechanical specifications of the boxed celeron processor in the 478-pin package. the boxed processor will be shipped with an unattached fan heatsink. figure 33 shows a mechanical representation of the boxed celeron processor in the 478-pin package. clearance is required around the fan heatsink to ensure unimpeded airflow for proper cooling. the physical space requirements and dimensions for the boxed processor with assembled fan heatsink are shown in figure 34 (side views), and figure 35 (top view). the airspace requirements for the boxed processor fan heatsink must also be incorporated into new motherboard and system designs. airspace requirements are shown in figure 38 and figure 39 . note that some figures have centerlines shown (marked with alphabetic designations) to clarify relative dimensioning. figure 34. side view space requirements for the boxed processor
datasheet 91 intel ? celeron ? processor in the 478-pin package 8.1.2 boxed processor fan heatsink weight the boxed processor fan heatsink will not weigh more than 450 grams. see chapter 6.0 and the intel ? pentium ? 4 processor in the 478-pin package thermal design guidelines for details on the processor weight and heatsink requirements. 8.1.3 boxed processor retention mechanism and heatsink attach clip assembly the boxed processor thermal solution requires a processor retention mechanism and a heatsink attach clip assembly, to secure the processor and fan heatsink in the baseboard socket. the boxed processor will not ship with retention mechanisms but will ship with the heatsink attach clip assembly. motherboards designed for use by system integrators should include the retention mechanism that supports the boxed celeron processor in the 478-pin package. motherboard documentation should include appropriate retention mechanism installation instructions. note: the processor retention mechanism based on the intel reference design should be used, to ensure compatibility with the heatsink attach clip assembly and the boxed processor thermal solution. the heatsink attach clip assembly is latched to the retention tab features at each corner of the retention mechanism. figure 35. top view space requirements for the boxed processor
92 datasheet intel ? celeron ? processor in the 478-pin package the target load applied by the clips to the processor heat spreader for intel ? s reference design is 75 15 lbf (maximum load is constrained by the package load capability). it is normal to observe a bow or bend in the board due to this compressive load on the processor package and socket. the level of bow or bend depends on the motherboard material properties and component layout. any additional board stiffening devices (such as plates) are not necessary and should not be used with the reference mechanical components and boxed processor. using such devices increases the compressive load on the processor package and socket, likely beyond the maximum load that is specified for those components. see the intel ? pentium ? processor in the 478 pin package thermal design guidelines for details on the intel reference design. chassis that have adequate clearance between the motherboard and chassis wall (minimum 0.250 inch) should be selected to ensure that the board ? s underside bend does not contact the chassis. 8.2 electrical requirements 8.2.1 fan heatsink power supply the boxed processor's fan heatsink requires a +12 v power supply. a fan power cable will be shipped with the boxed processor to draw power from a power header on the motherboard. the power cable connector and pinout are shown in figure 36 . motherboards must provide a matched power header to support the boxed processor. table 37 contains specifications for the input and output signals at the fan heatsink connector. the fan heatsink outputs a sense signal, which is an open-collector output that pulses at a rate of two pulses per fan revolution. a motherboard pull-up resistor provides v oh to match the system board-mounted fan speed monitor requirements, if applicable. use of the sense signal is optional. if the sense signal is not used, pin 3 of the connector should be tied to gnd. note: the motherboard must supply a constantat +12v to the processor ? s power header to ensure proper operation of the variable speed fan for the boxed processor. the power header on the baseboard must be positioned to allow the fan heatsink power cable to reach it. the power header identification and location should be documented in the platform documentation, or on the system board itself. figure 37 shows the location of the fan power connector relative to the processor socket. the motherboard power header should be positioned within 4.33 inches from the center of the processor socket. figure 36. boxed processor fan heatsink power cable connector description pin signal straight square pin, 3-pin terminal housing with polarizing ribs and friction locking ramp. 0.100" pin pitch, 0.025" square pin width. waldom/molex p/n 22-01-3037 or equivalent. match with straight pin, friction lock header on motherboard waldom/molex p/n 22-23-2031, amp p/n 640456-3, or equivalent. 1 2 3 gnd +12 v sense 123
datasheet 93 intel ? celeron ? processor in the 478-pin package note: motherboard should pull this pin up to v cc with a resistor. table 37. fan heatsink power and signal specifications description min typ max unit notes +12 v: 12 volt fan power supply 10.2 12 13.8 v ic: fan current draw 740 ma sense: sense frequency 2 pulses per fan revolution see note figure 37. motherboard power header placement relative to processor socket
94 datasheet intel ? celeron ? processor in the 478-pin package 8.3 thermal specifications this section describes the cooling requirements of the fan heatsink solution utilized by the boxed processor. 8.3.1 boxed processor cooling requirements the boxed processor may be directly cooled with a fan heatsink. however, meeting the processor ? s temperature specification is also function of the thermal design of the entire system, and ultimately the responsibility of the system integrator. the processor temperature specification is found in chapter 6.0 . the boxed processor fan heatsink is able to keep the processor temperature within the specifications (see table 33 ) in chassis that provide good thermal management. for the boxed processor fan heatsink to operate properly, it is critical that the airflow provided to the fan heatsink is unimpeded. airflow of the fan heatsink is into the center and out of the sides of the fan heatsink. airspace is required around the fan to ensure that the airflow through the fan heatsink is not blocked. blocking the airflow to the fan heatsink reduces the cooling efficiency and decreases fan life. figure 38 and figure 39 illustrate an acceptable airspace clearance for the fan heatsink. the air temperature entering the fan should be kept below 40 c. again, meeting the processor's temperature specification is the responsibility of the system integrator. figure 38. boxed processor fan heatsink airspace keepout requirements (side 1 view)
datasheet 95 intel ? celeron ? processor in the 478-pin package 8.3.2 variable speed fan the boxed processor fan will operate at different speeds over a short range of internal chassis temperatures. this allows the processor fan to operate at a lower speed and noise level, while internal chassis temperatures are low. if internal chassis temperature increases beyond a lower set point, the fan speed will rise linearly with the internal temperature until the higher set point is reached. at that point, the fan speed is at its maximum. as fan speed increases, so does fan noise levels. systems should be designed to provide adequate air around the boxed processor fan heatsink that remains below the lower set point. these set points, represented in figure 40 and table 38 , can vary by a few degrees from fan heatsink to fan heatsink. the internal chassis temperature should be kept below 40 o c. meeting the processor ? s temperature specification (see chapter 6.0 ) is the responsibility of the system integrator. figure 39. boxed processor fan heatsink airspace keepout requirements (side 2 view) figure 40. boxed processor fan heatsink set points
96 datasheet intel ? celeron ? processor in the 478-pin package note: 1. set point variance is approximately 1 c from fan heatsink to fan heatsink table 38. boxed processor fan heatsink set points boxed processor fan heatsink set point ( o c) boxed processor fan speed notes 33 when the internal chassis temperature is below or equal to this set point, the fan operates at its lowest speed. recommended maximum internal chassis temperature for nominal operating environment. 1 40 when the internal chassis temperature is at this point, the fan operates between its lowest and highest speeds. recommended maximum internal chassis temperature for worst-case operating environment. 43 when the internal chassis temperature is above or equal to this set point, the fan operates at its highest speed. 1
datasheet 97 intel ? celeron ? processor in the 478-pin package 9.0 debug tools specifications refer to the itp700 debug port design guide and the appropriate platform design guide for information regarding debug tools specifications. 9.1 logic analyzer interface (lai) intel is working with two logic analyzer vendors to provide logic analyzer interfaces (lais) for use in debugging celeron processor in the 478-pin package systems. tektronix* and agilent* should be contacted to get specific information about their logic analyzer interfaces. the following information is general. specific information must be obtained from the logic analyzer vendor. due to the complexity of celeron processor in the 478-pin package systems, the lai is critical in providing the ability to probe and capture system bus signals. there are two sets of considerations to keep in mind when designing a celeron processor in the 478-pin package system that can make use of an lai: mechanical and electrical. 9.1.1 mechanical considerations the lai is installed between the processor socket and the celeron processor in the 478-pin package. the lai pins plug into the socket, while the celeron processor in the 478-pin package pins plug into a socket on the lai. cabling that is part of the lai egresses the system to allow an electrical connection between the celeron processor in the 478-pin package and a logic analyzer. the maximum volume occupied by the lai, known as the keepout volume, as well as the cable egress restrictions, should be obtained from the logic analyzer vendor. system designers must make sure that the keepout volume remains unobstructed inside the system. note that it is possible that the keepout volume reserved for the lai may differ from the space normally occupied by the celeron processor in the 478-pin package heatsink. if this is the case, the logic analyzer vendor will provide a cooling solution as part of the lai. 9.1.2 electrical considerations the lai will also affect the electrical performance of the system bus; therefore, it is critical to obtain electrical load models from each of the logic analyzers to be able to run system level simulations to prove that their tool will work in the system. contact the logic analyzer vendor for electrical specifications and load models for the lai solution they provide.
98 datasheet intel ? celeron ? processor in the 478-pin package
10336 99 intel ? celeron ? processor in the 478-pin package, rev 0.8 1.0 introduction................................................................................................................ ......... 9 1.1 terminology .......................................................................................................... 9 1.1.1 processor packaging terminology ........................................................ 10 1.2 references ......................................................................................................... 11 2.0 electrical specifications................................................................................................... .13 2.1 system bus and gtlref .................................................................................. 13 2.2 power and ground pins...................................................................................... 13 2.3 decoupling guidelines........................................................................................ 13 2.3.1 vcc decoupling...................................................................................... 14 2.3.2 system bus agtl+ decoupling ............................................................ 14 2.3.3 system bus clock (bclk[1:0]) and processor clocking....................... 14 2.3.4 phase lock loop (pll) power and filter .............................................. 16 2.4 reserved, unused, and testhi pins ................................................................ 18 2.5 system bus signal groups................................................................................. 19 2.6 asynchronous gtl+ signals .............................................................................. 20 2.7 test access port (tap) connection ................................................................... 20 2.8 system bus frequency select signals (bsel[1:0]) ........................................... 20 2.9 maximum ratings ............................................................................................... 21 2.10 processor dc specifications .............................................................................. 21 2.10.1 flexible motherboard guidelines (fmb) ................................................ 22 2.11 agtl+ system bus specifications ..................................................................... 27 2.12 system bus ac specifications ........................................................................... 28 2.13 processor ac timing waveforms....................................................................... 32 3.0 system bus signal quality specifications........................................................................39 3.1 bclk signal quality specifications and measurement guidelines .................... 39 3.2 system bus signal quality specifications and measurement guidelines .......... 40 3.2.1 overshoot/undershoot guidelines......................................................... 43 3.2.1.1 overshoot/undershoot magnitude............................................ 43 3.2.1.2 overshoot/undershoot pulse duration ..................................... 43 3.2.1.3 activity factor ........................................................................... 44 3.2.1.4 reading overshoot/undershoot specification tables .............. 44 3.2.1.5 determining if a system meets the over/undershoot specifications45 4.0 package mechanical specifications .................................................................................49 4.1 package load specifications.............................................................................. 52 4.2 processor insertion specifications...................................................................... 53 4.3 processor mass specifications........................................................................... 53 4.4 processor materials ............................................................................................ 53 4.5 processor markings ............................................................................................ 53 4.6 processor pin-out coordinates .......................................................................... 54 5.0 pin listing and signal definitions .....................................................................................57 5.1 intel ? celeron ? processor in the 478-pin package pin assignments................ 57 5.2 signal descriptions ............................................................................................. 72 6.0 thermal specifications and design considerations.........................................................79 6.1 thermal specifications ....................................................................................... 80 6.2 thermal analysis ................................................................................................ 81 6.2.1 thermal solution performance .............................................................. 81
8 intel ? celeron ? processor in the 478-pin package, rev 0.8 100 10336 6.2.2 measurements for thermal specifications ............................................81 6.2.2.1 processor case temperature measurement.............................81 7.0 features .................................................................................................................... ....... 83 7.1 power-on configuration options.........................................................................83 7.2 clock control and low power states ..................................................................83 7.2.1 normal state ? state 1............................................................................83 7.2.2 autohalt powerdown state ? state 2 ...................................................83 7.2.3 stop-grant state ? state 3......................................................................85 7.2.4 halt/grant snoop state ? state 4.........................................................85 7.2.5 sleep state ? state 5 ..............................................................................86 7.2.6 deep sleep state ? state 6 ....................................................................86 7.3 thermal monitor ..................................................................................................87 7.3.1 thermal diode ........................................................................................88 8.0 boxed processor specifications....................................................................................... 89 8.1 mechanical specifications ...................................................................................90 8.1.1 boxed processor cooling solution dimensions .....................................90 8.1.2 boxed processor fan heatsink weight ..................................................91 8.1.3 boxed processor retention mechanism and heatsink attach clip assembly91 8.2 electrical requirements.......................................................................................92 8.2.1 fan heatsink power supply ...................................................................92 8.3 thermal specifications ........................................................................................94 8.3.1 boxed processor cooling requirements................................................94 8.3.2 variable speed fan ................................................................................95 9.0 debug tools specifications.............................................................................................. 97 9.1 logic analyzer interface (lai) .............................................................................97 9.1.1 mechanical considerations ....................................................................97 9.1.2 electrical considerations ........................................................................97
10336 101 intel ? celeron ? processor in the 478-pin package, rev 0.8 1 typical vcciopll, vcca and vssa power distribution........................................... 16 2 phase lock loop (pll) filter requirements...................................................... 17 3 vcc static and transient tolerance.................................................................... 24 4 ac test circuit.................................................................................................... 33 5 tck clock waveform ......................................................................................... 33 6 differential clock waveform ............................................................................... 34 7 differential clock crosspoint specification ......................................................... 34 8 system bus common clock valid delay timings .............................................. 35 9 system bus reset and configuration timings ................................................... 35 10 source synchronous 2x (address) timings....................................................... 36 11 source synchronous 4x timings ....................................................................... 37 12 power-on reset and configuration timings ...................................................... 37 13 thermtrip# power down sequenc e ............................................................. 38 14 test reset (trst#), async gtl+ input, and prochot# timing waveform... 38 15 tap valid delay timing waveform .................................................................... 38 16 bclk signal integrity waveform ........................................................................ 40 17 low-to-high system bus receiver ringback tolerance .................................... 41 18 high-to-low system bus receiver ringback tolerance .................................... 41 19 low-to-high system bus receiver ringback tolerance for tap and pwrgood buffers42 20 high-to-low system bus receiver ringback tolerance for tap and pwrgood buffers42 21 maximum acceptable overshoot/undershoot waveform................................... 48 22 exploded view of processor components on a system board.......................... 49 23 intel ? celeron ? processor in the 478-pin package ............................................ 50 24 processor cross-section and keep-in................................................................ 51 25 processor pin detail ........................................................................................... 51 26 ihs flatness specification.................................................................................. 52 27 processor markings ............................................................................................ 53 28 processor pinout coordinates (top view, left side) ......................................... 54 29 processor pinout coordinates (top view, right side) ....................................... 55 30 example thermal solution for the intel ? celeron processor in the 478-pin package79 31 guideline locations for case temperature (tc) thermocouple placement....... 81 32 stop clock state machine .................................................................................. 84 33 mechanical representation of the boxed intel ? celeron ? processor in the 478-pin package89 34 side view space requirements for the boxed processor.................................. 90 35 top view space requirements for the boxed processor................................... 91 36 boxed processor fan heatsink power cable connector description ................ 92 37 motherboard power header placement relative to processor socket .............. 93 38 boxed processor fan heatsink airspace keepout requirements (side 1 view)94 39 boxed processor fan heatsink airspace keepout requirements (side 2 view)95 40 boxed processor fan heatsink set points......................................................... 95
8 intel ? celeron ? processor in the 478-pin package, rev 0.8 102 10336
10336 103 intel ? celeron ? processor in the 478-pin package, rev 0.8 1 reference documents ........................................................................................ 11 2 voltage identification definition .......................................................................... 15 3 system bus pin groups...................................................................................... 19 4 bsel[1:0] frequency table for bclk[1:0] ......................................................... 20 5 processor dc absolute maximum ratings......................................................... 21 6 voltage and current specifications .................................................................... 22 7 vcc static and transient tolerance.................................................................... 23 8 system bus differential bclk specifications..................................................... 25 9 agtl+ signal group dc specifications............................................................. 25 10 asynchronous gtl+ signal group dc specifications ....................................... 26 11 pwrgood and tap signal group dc specifications ...................................... 26 12 agtl+ bus voltage definitions .......................................................................... 27 13 system bus differential clock specifications ..................................................... 28 14 system bus common clock ac specifications.................................................. 29 15 system bus source synch ac specifications agtl+ signal group ................. 30 16 miscellaneous signals ac specifications ........................................................... 31 17 system bus ac specifications (reset conditions)............................................. 31 18 tap signals ac specifications........................................................................... 32 19 bclk signal quality specifications .................................................................... 39 20 ringback specifications for agtl+ and asynchronous gtl+ signal groups ... 40 21 ringback specifications for tap and pwrgood signal groups ..................... 41 22 source synchronous (400 mhz) agtl+ signal group overshoot/undershoot tolerance46 23 source synchronous (200 mhz) agtl+ signal group overshoot/undershoot tolerance46 24 common clock (100 mhz) agtl+ signal group overshoot/undershoot tolerance47 25 asynchronous gtl+, pwrgood, and tap signal groups overshoot/undershoot tolerance47 26 description table for processor dimensions...................................................... 50 27 package dynamic and static load specifications.............................................. 52 28 processor mass .................................................................................................. 53 29 processor material properties ............................................................................ 53 30 pin listing by pin name...................................................................................... 58 31 pin listing by pin number .................................................................................. 65 32 signal description............................................................................................... 72 33 intel ? celeron ? processor in the 478-pin package thermal design power ...... 80 34 power-on configuration option pins.................................................................. 83 35 thermal diode parameters................................................................................. 88 36 thermal diode interface ..................................................................................... 88 37 fan heatsink power and signal specifications .................................................. 93 38 boxed processor fan heatsink set points......................................................... 96
8 intel ? celeron ? processor in the 478-pin package, rev 0.8 104 10336

▲Up To Search▲

Price & Availability of BX80531P170G128

	To Download BX80531P170G128 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .