 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| register configuration logic sda clk vsync hsync de d[23:0] s/pdif mclk htpgscl tx0[1:0] tx1[1:0] tx2[1:0] txc[1:0] swing_adj i 2 s[3:0] ddsda ddcscl mda mcl color space conversion 4:2:2 to 4:4:4 conversion video data capture i 2 c master i 2 c slave hdcp controller hdcp cipher hdm itx core xor mask audio data capture ad9889 0 5 6 7 5 - 0 0 1
2 d0 3 de 4 hsync 7 s/pdif 6 clk 5 vsync 1 dv dd 8 mclk 9 i 2 s0 10 i 2 s1 12 i 2 s3 13 sclk 14 lrclk 15 gnd 16 pv dd 17 gnd 18 gnd 19 pv dd 20 pv dd 11 i 2 s2 59 58 57 54 55 56 60 53 52 gnd d15 d16 d19 d18 d17 gnd d20 d21 51 d22 49 mcl 48 mda 47 sda 46 scl 45 ddsda 44 ddcscl 43 gnd 42 gnd 41 av dd 50 d23 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 pin 1 ad9889 top view (not to scale) t setup t setup t hold t hold t hold input data: d(23:0), de, syncs input clock- rising edge hs delay r0x35, r0x36[7:6] vs delay r0x36[5:0] width r0x37[4:0], r0x38[7:1] height r0x39, r0x3a[7:4] active video a b a: hsync placement r0x30, r0x31[7:6] b: hsync duration r0x31[5:0], r0x32[7:4] eav hsync sav ab a: vsync placement r0x32[3:0], r0x33[7:2] b: vsync duration r0x33[1:0], r0x34 eav vsync sav 4096 1 2 2 1 0 4 + + + a1[12:0] r in [11:0] 4096 1 a2[12:0] b in [11:0] 4096 1 a3[12:0] g in [11:0] csc_mode[1:0] r out [11:0] a4[12:0] divide by n divide by cts cts 1 n 1 tmds clock video cloc k n 128 f s 128 f s sink device source device 1 nand ctsvaluesare transmitted using the audio clock regeneration packet. video clock is transmitted on tmds clock channel. register n multiply by n cycle time counter line1, pixel 1 4:3 display top horizontal bar bottom horizontal bar active line start r0x48, r0x49 active line end r0x4a, r0x4b line1, pixel 1 4:3 display a ctive pixel end r0x4e, r0x4f a ctive pixel start r0x4c, r0x4d sda scl t buff t stah t dho t dsu t dal t dah t stasu t stosu bit 7 ack bit 6bit 5bit 4bit 3bit 2bit 1bit 0 s da scl p o w e r p l a n e a d 9 8 8 d p n e d i g i t a d a t a e c e e compliant to jedec standards ms-026-bec 1.45 1.40 1.35 0.15 0.05 0.20 0.09 0.10 max coplanarity view a rotated 90 ccw seating plane 7 3.5 0 61 60 1 80 20 41 21 40 view a 1.60 max 0.75 0.60 0.45 16.20 16.00 sq 15.80 14.20 14.00 sq 13.80 0.65 bsc lead pitch 0.38 0.32 0.22 top view (pins down) pin 1 1 |
Price & Availability of AD9889PCB
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |