View BR24S08FVM-WTR_3902024.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

technical note high reliability series serial eeprom series i 2 c bus serial eeproms br24l -w series br24l01a-w, br24l02-w, br24l04-w, br24l08-w, br24l16-w, br24l32-w, br24l64-w br24s -w series br24s16-w, br24s32-w, br24s64-w, br24s128-w, br24s256-w rohm's series of serial eeproms represent the highest level of reliability on the market. a double cell structure provides a failsafe method of data reliability, while a double reset functi on prevents data miswriting. in addition, gold pads and gold wires are used for internal connections, pushi ng the boundaries of reliability to the limit. br24l -w series assort 1kbit 64kbit. br24s -w series are possible to operate at high speed in low voltage and assort 16kbit 256kbit. contents br24l -w series br24l01a-w, br24l02-w, br24l04-w, br24l08-w, br24l16-w, br24l32-w, br24l64-w ???? p2 br24s -w series br24s16-w, br24s32-w, br24s64-w, br24s128-w, br24s256-w ???? p17 sep. 2008
2/32 i 2 c bus serial eeproms br24l -w series br24l01a-w, br24l02-w, br24l04-w, br24l08-w, br24l16-w, br24l32-w, br24l64-w description br24l -w series is a serial eeprom of i 2 c bus interface method. features ? completely conforming to the world standard i 2 c bus. all controls available by 2 por ts of serial clock(scl) and serial data(sda) ? other devices than eeprom can be connected to the same port, saving microcontroller port ? 1.8v~5.5v *1 single power source action most suitable for battery use ? page write mode useful for initial value write at factory shipment ? highly reliable connection by au pad and au wire ? auto erase and auto end function at data rewrite ? low current consumption at write operation (5 v) : 1.2ma (typ.) *2 at read operation (5v) : 0.2ma (typ.) at standby operation (5v) : 0.1 a (typ.) ? write mistake prevention function write (write protect) function added write mistake prevention function at low voltage ? sop8/sop-j8/ssop-b8/tssop-b8/msop8/ tssop-b8j/vson008x2030 compact package *3 ? data rewrite up to 1,000,000 times ? data kept for 40 years ? noise filter built in scl / sda terminal ? shipment data all address ffh br24l series capacity bit format type power source voltage sop8 sop-j8 ssop-b8 tsso p-b8 msop8 tssop-b8j vson008 x2030 f fj fv fvt fvm fvj nux 1kbit 1288 br24l01a-w 1.8 5.5v 2kbit 2568 br24l02-w 1.7 5.5v 4kbit 5128 br24l04-w 1.8 5.5v 8kbit 1k8 br24l08-w 1.8 5.5v 16kbit 2k8 br24l16-w 1.7 5.5v 32kbit 4k8 br24l32-w 1.7 5.5v 64kbit 8k8 br24l64-w 1.8 5.5v page write number of pages 8byte 16byte 32byte product number br24l01a-w br24l02-w br24l04-w br24l08-w br24l16-w br24l32-w br24l64-w *1 br24l02-w br24l16-w br24l32-w : 1.7 5.5v *2 br24l32-w br24l64-w : 1.5ma *3 refer to following list
3/32 fast-mode and standard-mode fast-mode and standard-mode are of same actions, and mode is changed. they are distinguished by action speeds. 100khz action is called standard-mode, and 400khz action is called fast-mode. this action frequency is the maximum action frequency, so 100khz clock may be used in fast-mode. when power source voltage goes down, action at high speed is not carri ed out, therefore, at vcc=2.5v 5.5v , 400khz, namely, action is made in fastmode. (action is made also in standard-mode) vcc=1.8v~2.5v is only action in 100khz standard-mode. memory cell characteristics (ta=25 , vcc=1.8 5.5v) *1 parameter limits unit min. typ. max. number of data rewrite times *2 1,000,000 times data hold years *2 40 years shipment data all address ffh *1 br24l02/16/32-w : 1.7~5.5v *2 not 100% tested recommended operating conditions parameter symbol limits unit power source voltage vcc 1.8 5.5 *1 v input voltage v in 0 vcc *1 br24l02/16/32-w : 1.7~5.5v electrical characteristics (unless otherwise specified, ta= 40 +85 , v cc =1.8 5.5v) *1 parameter symbol limits unit conditions min. typ. max. ?high? input voltage 1 v ih1 0.7vcc vcc +1.0 *2 v 2.5 Q vcc Q 5.5v ?low? input voltage 1 v il1 0.3 *2 0.3 vcc v 2.5 Q vcc Q 5.5v ?high? input voltage 2 v ih2 0.8vcc vcc +1.0 *2 v 1.8 Q vcc 2.5v ?low? input voltage 2 v il2 0.3 *2 0.2 vcc v 1.8 Q vcc 2.5v ?high? input voltage 3 *3 v ih3 0.8vcc vcc +1.0 v 1.7 Q vcc 1.8v ?high? input voltage 3 *4 v ih3 0.9vcc vcc +1.0 v 1.7 Q vcc 1.8v ?low? input voltage 3 *2 v il3 0.3 0.1 vcc v 1.7 Q vcc 1.8v ?low? output voltage 1 v ol1 0.4 v i ol =3.0ma, 2.5v Q vcc Q 5.5v, (sda) ?low? output voltage 2 v ol2 0.2 v i ol =0.7ma, 1.7v Q vcc 2.5v, (sda) input leak current i li 1 1 a v in =0v vcc output leak current i lo 1 1 a v out =0v vcc, (sda) current consumption at action i cc1 2.0 *5 ma vcc=5.5v,f scl =400khz, t wr =5ms, byte write, page write 3.0 *6 i cc2 0.5 ma vcc=5.5v,f scl =400khz random read, current read, sequential read standby current i sb 2.0 a vcc=5.5v, sda ? scl=vcc a0, a1, a2=gnd, wp=gnd radiation resistance design is not made. *1 br24l02/16/32-w : 1.7 5.5v, *2 br24l16/32-w, *3 br24l02/16-w, *4 br24l32-w *5 br24l01a/02/04/08/16-w, *6 br24l32/64-w action timing characteristics (unless otherwise specified, ta= 40 +85 , v cc =1.8 5.5v) *1 parameter symbol fast-mode 2.5v Q vcc Q 5.5v standard-mode 1.8v Q vcc Q 5.5v unit min. typ. max. min. typ. max. scl frequency fscl 400 100 khz data clock ?high? time thigh 0.6 4.0 s data clock ?low? time tlow 1.2 4.7 s sda, scl rise time *2 tr 0.3 1.0 s sda, scl fall time *2 tf 0.3 0.3 s start condition hold time thd:sta 0.6 4.0 s start condition setup time tsu:sta 0.6 4.7 s input data hold time thd:dat 0 0 ns input data setup time tsu:dat 100 250 ns output data delay time tpd 0.1 0.9 0.2 3.5 s output data hold time tdh 0.1 0.2 s stop condition setup time tsu:sto 0.6 4.7 s bus release time before transfer start tbuf 1.2 4.7 s internal write cycle time twr 5 5 ms noise removal valid period (sda, scl terminal) ti 0.1 0.1 s wp hold time thd:wp 0 0 ns wp setup time tsu:wp 0.1 0.1 s wp valid time thigh:wp 1.0 - 1.0 s *1 br24l02/16/32-w : 1.7 5.5v *2 not 100% tested absolute maximum ratings (ta=25 ) parameter symbol limits unit impressed voltage v cc 0.3 +6.5 v permissible dissipation pd 450 (sop8) *1 mw 450 (sop-j8) *2 300 (ssop-b8) *3 330 (tssop-b8) *4 310 (msop8) *5 310 (tssop-b8j) *6 300 (vson008x2030) *7 storage temperature range ts t g 65 +125 action temperature range topr 40 +85 terminal voltage 0.3 vcc+1.0 v when using at ta=25 or higher, 4.5mw ( *1,*2 ) , 3.0mw ( *3,*7 ) 3.3mw ( *4 ) ,3.1mw ( *5,*6) to be reduced per 1
4/32 sync data input / output timing block diagram pin assignment and description sda tsu:sta tsu:sto thd:sta start bit stop bit scl input read at the rise edge of scl data output in sync with the fall of scl fig.1-(a) sync data input / output timing fig.1-(b) start-stop bit timing fig.1-(c) write cycle timing fig.1-(d) wp timing at write execution fig.1-(e) wp timing at write cancel at write execution, in the area from the d0 taken clock rise of the first data(1), to twr, set wp=?low?. by setting wp ?high? in the area, write can be cancelled. when it is set wp=?high? during twr, write is forcibly ended, and data o f address under access is not guaranteed, therefore write it once again. thigh:wp wp sda d1 d0 ack ack data(1) data(n) twr scl sda write data ( n-th address ) stop condition start condition scl wr ack d0 fig.2 block diagram terminal name input / output function br24l01a-w br24l02-w br24l04-w br24l08-w br24l16-w br24l32-w br24l64-w a0 input slave address setting not connected slave address setting a1 input slave address setting not connected slave address setting a2 input slave address setting not used slave address setting gnd - reference voltage of all input / output, 0v sda input / output slave and word address, serial data input serial data output scl input serial clock input wp input write protect terminal vcc - connect the power source. 1kbit~64kbit eeprom arra y control circuit high voltage generating circuit power source voltage detection 7bit 8bit 9bit 10bi t 11bit 12bit 13b it address decoder slave - word address register data register 8bit 7bit 8bit 9bit 10bi t 11bit 12bit 13b it start stop ack *1 *1 1 2 3 4 8 7 6 5 sda scl wp vcc a1 a0 a2 gnd *2 *2 *2 1 7bit : br24l01a-w 8bit : br24l02-w 9bit : br24l04-w 10bit : br24l08-w 11bit : br24l16-w 12bit : br24l32-w 13bit : br24l64-w 2 a0=n.c. : br24l04-w a0, a1=n.c. : br24l08-w a0, a1= n.c. a2=don?t use : br24l16-w 1 2 3 4 8 6 5 br24l01a-w br24l02-w br24l04-w br24l08-w br24l16-w br24l32-w br24l64-w a0 7 a1 a2 gnd vcc wp scl sda sd a () sda () thd:sta thd:dat tsu:dat tbuf tpd tdh tlow thigh tr tf scl (input) (output) scl sda wp hd wp ???? wr d1 d0 a ck a ck data(1) data(n) tsu wp stop condition
5/32 characteristic data (the following values are typ. ones.) 0 0.1 0.2 0.3 0.4 0.5 0.6 0123456 vcc[v] icc2[ma] fscl=400khz data=aah ta=25 ta=-40 ta=85 spec 0 0.2 0.4 0.6 0.8 1 1.2 0123456 vcc[v] ili[a] ta=85 ta=25 ta=-40 spec 0 1 2 3 4 5 6 0123456 vcc[v] vih1,2[v] ta=85 ta=-40 ta=25 spec 0 1 2 3 4 5 6 0123456 vcc[v] vil1,2[v] ta=85 ta=-40 ta=25 spec 0 0.2 0.4 0.6 0.8 1 0123456 iol2[ma] vol2[v] ta=-40 ta=85 ta=25 spec fig.3 h input voltage vih1,2 fig.4 l input voltagevil1,2(scl,sd a,wp) fig.6 l output voltage vol2-iol2(vcc=1.8v) 0 0.2 0.4 0.6 0.8 1 0123456 iol1[ma] vol1[v] ta=25 ta=-40 ta=85 spec 0 0.2 0.4 0.6 0.8 1 1.2 0123456 vcc[v] ilo[a] spec ta=85 ta=25 ta=-40 fig.5 l output voltagevol1-iol1(vcc=2.5v) fig.7 input leak current ili(scl,wp) fig.8 output leak current ilo(sda) 0 0.5 1 1.5 2 2.5 0123456 vcc[v] icc1[ma] fscl=400khz data=aah ta=25 ta=85 ta=-40 spec [br24l01/02/04/08/16 series] 0 0.5 1 1.5 2 2.5 3 3.5 0123456 vcc[v] icc1[ma] spec ta=25 ta=85 ta=-40 fscl=100khz data=aah [br24l32/64 series] 0 0.5 1 1.5 2 2.5 0123456 vcc[v] isb[a] ta=-40 ta=85 ta=25 spec 1 10 100 1000 10000 0123456 vcc[v] fscl[khz] ta=85 ta=25 ta=-40 spec2 spec1 0 1 2 3 4 5 0123456 vcc[v] thigh [s] spec2 ta=-40 ta=25 ta=85 spec1 0 1 2 3 4 5 0123456 vcc[v] tlow[s] spec2 spec1 ta=85 ta=25 ta=-40 0 1 2 3 4 5 0123456 vcc[v] thd:sta[s] spec2 spec1 ta=85 ta=25 ta=-40 0 0.1 0.2 0.3 0.4 0.5 0.6 0123456 vcc[v] icc2[ma] spec fscl=100khz data=aah ta=-40 ta=85 ta=25 fig.10 current consumption at write action icc1 (fscl=400khz) fig.11 current consumption at read action icc2 (fscl=400khz) fig.13 current consumption at write action icc1 (fscl=100khz) fig.14 current consumption at read action icc2 (fscl=100khz) fig.15 standby currentisb fig.16 scl frequencyfscl fig.17 data clock "h" time thigh fig.18 data clock "l" time tlow fig.19 start condition hold time thd:sta 0 1 2 3 4 5 6 0123456 vcc[v] tsu:sta[s] spec2 spec1 ta=-40 ta=25 ta=85 fig.20 start condition setup time tsu:sta 0 0.5 1 1.5 2 2.5 3 3.5 0123456 vcc[v] icc1[ma] fscl=400khz data=aah ta=25 ta=85 ta=-40 spec [br24l32/64 series] fig.9 current consumption at write action icc1 (fscl=400khz) 0 0.5 1 1.5 2 2.5 0123456 vcc[v] icc1[ma] spec ta=25 ta=85 ta=-40 fscl=100khz data=aah [br24l01/02/04/08/16 series] fig.12 current consumption at write action icc1 (fscl=100khz) [br24l01a/02/04/08/16 series] [br24l01a/02/04/08/16 series]
6/32 characteristic data (the following values are typ. ones). 0 0.1 0.2 0.3 0.4 0.5 0.6 0123456 vcc[v] ti(sda h)[s] spec1,2 ta=25 ta=-40 ta=85 0 1 2 3 4 0123456 vcc[v] tpd1[s] spec1 spec2 spec2 ta=-40 ta=25 ta=85 spec1 0 1 2 3 4 0123456 vcc[v] tpd0[s] ta=85 ta=25 ta=-40 spec2 spec1 spec2 spec1 -200 -150 -100 -50 0 50 0123456 vcc[v] thd:dat(high)[ns] spec1,2 ta=-40 ta=25 ta=85 -200 -150 -100 -50 0 50 0123456 vcc[v] thd:dat(low)[ns] spec1,2 ta=-40 ta=85 ta=25 -200 -100 0 100 200 300 0123456 vcc[v] tsu:dat(low)[ns] ta=-40 ta=85 ta=25 spec1 spec2 -200 -100 0 100 200 300 0123456 vcc[v] tsu:dat(high)[ns] ta=85 ta=25 ta=-40 spec1 spec2 fig.21 input data hold time thd:dat(high) fig.22 input data hold timethd:dat(low) fig.23 input data setup timetsu:dat(high) fig.24 input data setup time tsu:dat(low) fig.25 output data del ay time tpd0 fig.26 output data delay timetpd1 0 1 2 3 4 5 0123456 vcc[v] tbuf[s] spec2 spec1 ta=-40 ta=25 ta=85 0 1 2 3 4 5 6 0123456 vcc[v] twr[ms] spec1,2 ta=25 ta=-40 ta=85 fig.27 bus release time before transfer start tbuf fig.28 intern al write cycle timetwr 0 0.1 0.2 0.3 0.4 0.5 0.6 0123456 vcc[v] ti(scl h)[s] spec1,2 ta=-40 ta=25 ta=85 0 0.1 0.2 0.3 0.4 0.5 0.6 0123456 vcc[v] ti(scl l)[s] ta=-40 ta=25 ta=85 spec1 0 0.1 0.2 0.3 0.4 0.5 0.6 0123456 vcc[v] ti(sda l)[s] spec1 ta=-40 ta=85 ta=25 -0.6 -0.4 -0.2 0 0.2 0123456 vcc[v] tsu:wp[s] spec1,2 ta=85 ta=-40 ta=25 0 0.2 0.4 0.6 0.8 1 1.2 0123456 vcc[v] thigh:wp[s] spec1,2 ta=-40 ta=25 ta=85 fig.29 noise removal valid time ti(scl h) fig.30 noise removal valid time ti(scl l) fig.31 noise removal v alid time ti(sda h) fig.32 noise removal valid time ti(sda l) fig.33 wp setup timetsu:wp fig.34 wp valid timethigh:wp
7/32 i 2 c bus communication i 2 c bus data communication i 2 c bus data communication starts by start condition input, and ends by stop condition input. data is always 8bit long, and acknowledge is always required after each byte. i 2 c bus carries out data transmission with plural devices connected by 2 communication lines of serial data (sda) and serial clock (scl). among devices, there are ?master? that generates clock and control communication start and end, and ?slave? that is controlled by address peculiar to devices. eeprom becomes ?s lave?. and the device that out puts data to bus during data communication is called ?transmitter?, and the devic e that receives data is called ?receiver?. start condition (start bit recognition) ? before executing each command, start cond ition (start bit) where sda goes from ' high ' down to ' low ' when scl is ' high ' is necessary. ? this ic always detects whether sda and scl are in start condition (start bit) or not, therefor e, unless this confdition is satisfied, any command is executed. stop condition (stop bit recongnition) ? each command can be ended by sda rising from ' low ' to ' high ' when stop condition (stop bit), namely, scl is ' high ' acknowledge (ack) signal ? this acknowledge (ack) signal is a software rule to show whether data transfer has been made normally or not. in master and slave, the device ( -com at slave address input of write command, r ead command, and this ic at data output of read command) at the transmitter (sending) side re leases the bus after output of 8bit data. ? the device (this ic at slave address input of write command, read command, and -com at data output of read command) at the receiver (re ceiving) side sets sda ' low ' during 9 clock cycles, and outputs acknowledge signal (ack signal) showing that it has received the 8bit data. ? this ic, after recognizing start condition and slave addr ess (8bit), outputs acknowledge signal (ack signal) ' low ' . ? each write action outputs acknowledge signal (ack signal) ' low ' , at receiving 8bit data (word address and write data). ? each read action outputs 8bit data (read data), and detects acknowledge signal (ack signal) 'low'. ? when acknowledge signal (ack signal) is detected, and stop condition is not s ent from the master ( -com) side, this ic continues data output. when acknowledge signal (ack signal) is not detected, this ic stops data transfer, and recognizes stop cindition (stop bit), and ends read action. and this ic gets in status. device addressing ? output slave address after start condition from master. ? the significant 4 bits of slave address are used for recognizin g a device type. the device code of this ic is fixed to ' 1010 ' . ? next slave addresses (a2 a1 a0 --- device address) are for selecting devices, and plural ones can be used on a same bus according to the number of device addresses. ? the most insignificant bit (r/w --- read / write) of slave address is used for des ignating write or read action, and is as shown below. setting r / w to 0 ------- write (setting 0 to word address setting of random read) setting r / w to 1 ------- read type slave address maximum number of connected buses br24l01a-w 1 0 1 0 a2 a1 a0 r/w 8 br24l02-w 1 0 1 0 a2 a1 a0 r/w 8 br24l04-w 1 0 1 0 a2 a1 ps r/w 4 br24l08-w 1 0 1 0 a2 p1 p0 r/w 2 br24l16-w 1 0 1 0 p2 p1 p0 r/w 1 br24l32-w 1 0 1 0 a2 a1 a0 r/w 8 br24l64-w 1 0 1 0 a2 a1 a0 r/w 8 ps, p0 p2 are page select bits. note) up to 4 units br24l04-w, up to 2 units of br 24l08-w, and one unit of br24l16-w can be connected. device address is set by 'h' and 'l' of each pin of a0, a1, and a2. fig.35 data transfer timing 1 2 3 4 8 6 5 br24l01a-w br24l02-w br24l04-w br24l08-w br24l16-w br24l32-w br24l64-w a0 7 a1 a2 gnd vcc wp scl sda 89 89 89 s p condition condition ack stop ack data data addres s start r/w ack 1-7 sda scl 1-7 1-7
8/32 write command write cycle ? arbitrary data is written to eeprom. when to write only 1 byte, by te write is normally used, and when to write continuous data of 2 bytes or more, simultaneous write is possible by page write cycle. the ma ximum number of write bytes is specified per device of each cap acity. up to 32 arbitrary bytes can be written. (in the case of br24l32 / l64-w) ? data is written to the address designated by word address (n-th address) ? by issuing stop bit after 8bit data input, write to memory cell inside starts. ? when internal write is started, command is not accepted for twr (5ms at maximum). ? by page write cycle, the following can be written in bulk : up to 8 bytes ( br24l01a-w, br24l02-w : up to 16bytes (br24l04-w, br24l08-w br24l16-w : up to 32bytes (br24l32-w, br24l64-w and when data of the maximum bytes or higher is sent, data from the first byte is overwritten. (refer to "internal address increment" of "notes on page write cycle" in p9/32.) ? as for page write cycle of br24l01a-w and br24l02-w, after the signifi cant 5 bits (4 significant bits in br24l01-w) of word add ress are designated arbitrarily, and as for page write command of br24l04- w, br24l08-w, and br24l16-w, after page select bit (ps) of sla ve address is designated arbitrarily, by continuing data input of 2 by tes or more, the address of insignificant 4 bits (insignific ant 3 bit in br24l01a-w, and br24l02-w) is incremented internally, and data up to 16 bytes (up to 8 bytes in br24l01a-w and br24l02-w) can be written. ? as for page write cycle of br24l32-w and br24l64-w, after the si gnificant 7 bits (in the case of br24l32-w) of word address, or the significant 8 bits (in the case of br24l64-w) of word address are designated arbitrarily, by continuing data input of 2 byte or more, the address of insignificant 5 bits is incremented in ternally, and data up to 32 bytes can be written. w r i t e s t a r t r / w a c k s t o p word address(n) dat a (n) sda line a c k a c k data(n+15) a c k slave address 1 0 0 1a0 a1 a2 wa 7 d0 d7 d0 wa 0 note) *1 *2 a1 a2 wa 7 d7 1 1 0 0 w r i t e s t a r t r / w s t o p word address data slave address a0 wa 0 d0 a c k sda line a c k a c k note) *1 fig.36 byte write cycle (br24l01a/02/04/08/16-w) *1 as for wa7, br24l01a-w becomes don?t care. a1 a2 1 1 0 0 w r i t e s t a r t r / w s t o p 1st word address data slave address a0 d0 a c k sda line a c k a c k note) wa 12 wa 11 * wa 0 a c k 2nd word address d7 *1 * * *1 as for wa12, br24l32-w becomes don?t care. fig.37 byte write cycle (br24l32/64-w) *1 as for wa7, br24l01a-w becomes don?t care. *2 as for br24l01a/02-w becomes (n+7). fig.38 page write cycle (br24l01a/02/04/08/16-w) fig.39 page write cycle (br24l32/64-w) *1 as for wa12, br24l32-w becomes don?t care. w r i t e s t a r t r / w a c k s t o p 1st w ord address(n) sda line a c k a c k data(n+31) a c k slave address 1 0 0 1a0 a1 a2 d0 note) *1 data(n) d0 d7 a c k 2nd w ord address(n) wa 0 wa 12 wa 11 * * * 1 0 0 1a0 a1 a2 *1 *2 *3 fig.40 difference of slave address of each type *1 in br24l16-w, a2 becomes p2. *2 in br24l08-w, br24l16-w, a1 becomes p1. *3 in br24l04-w, a0 becomes ps, and in br24l08-w and br24l16-w, a0 becomes p0. note)
9/32 notes on write cycle continuous input notes on page write cycle internal address increment page write mode (in the case of br24l02-w) list of numbers of page write in the case br24l02-w, 1 page=8bytes, but the page write cycle write time is 5ms at maximum for 8byte bulk write. it does not stand 5ms at maximum 8byte=40ms(max.). write protect (wp) terminal ? write protect (wp) function when wp terminal is set vcc (h level), data rewrite of all addre sses is prohibited. when it is set gnd (l level), data rewrite of all address is enabled. be sure to connect this terminal to vcc or gnd, or control it to h le vel or l level. do not use it open. at extremely low voltage at power on / off, by setting the wp terminal 'h', mistake write can be prevented. during twr, set the wp terminal al ways to 'l'. if it is set 'h', write is forcibly terminated. w r i t e s t a r t r / w a c k s t o p word address? data(n) sda line a c k data(n+7) a c k slave address 10 0 1a0 a1 a2 wa 7 d0 d7 d0 *1 a c k note) wa 0 1 1 00 next command twr(maximum : 5ms) command is not accepted for this period. at stop (stop bit), write starts. *2 *3 s t a r t *1 br24l01a-w becomes don?t care. *2 br24l04-w, br24l08-w, and br24l16-w become (n+15). *3 br24l32-w and br24l64-w become (n+31). 1 0 0 1a0 a1 a2 *1 *2 *3 fig.42 difference of each type of slave address fig.41 page write cycle *1 in br24l16-w, a2 becomes p2. *2 in br24l08-w, br24l16-w, a1 becomes p1. *3 in br24l04-w, a0 becomes ps, and in br24l08-w and in br24l16-w, a0 becomes p0. note) wa7 ----- wa4 wa3 wa2 wa1 wa0 0 ----- 0 0 0 0 0 0 ----- 0 0 0 0 1 0 ----- 0 0 0 1 0 0 ----- 0 0 1 1 0 0 ----- 0 0 1 1 1 0 ----- 0 0 0 0 0 --------- --------- --------- 06h significant bit is fixed. no digit up increment for example, when it is started from address 06h, therefore, increment is made as below, 06h 07h 00h 01h ---, which please note. 06h ??? 06 in hexadecimal, therefore, 00000110 becomes a binary number. number of pages 8byte 16byte 32byte product number br24l01a-w br24l02-w br24l04-w br24l08-w br24l16-w br24l32-w br24l64-w the above numbers are maximum bytes for respective types. any bytes below these can be written.
10/32 read command read cycle data of eeprom is read. in read cycle, there are random read cycle and current read cycle. random read cycle is a command to read data by designating address, and is used generally. current read cycle is a command to read data of internal add ress register without designating address, and is used when to verify just after write cycle. in both the read cycles, sequenti al read cycle is available, and the next address data can be re ad in succession. ? in random read cycle, data of designated word address can be read. ? when the command just before current read cycle is random r ead cycle, current read cycle (each including sequential read cycle), data of incremented last read address (n)-th addr ess, i.e., data of the (n+1)-th address is output. ? when ack signal 'low' after d0 is detected, an d stop condition is not sent from master ( -com) side, the next address data can be read in succession. ? read cycle is ended by stop condition where 'h' is input to ac k signal after d0 and sda signal is started at scl signal 'h' . ? when 'h' is not input to ack signal after d0, seque ntial read gets in, and the next data is output. therefore, read command cycle cannot be ended. when to end read command cycle, be sure input stop condition to input 'h' to ack signal after d0, and to start sda at scl signal 'h'. ? sequential read is ended by stop condition where 'h' is input to ack signal after arbitrary d0 and sda is started at scl signal 'h'. w r i t e s t a r t r / w a c k s t o p word address(n) sda line a c k a c k data(n) a c k slave address 10 0 1 a0 a1 a2 wa 7 a0 d0 slave address 10 0 1a1 a2 s t a r t d7 r / w r e a d wa 0 n ote ) *1 it is necessary to input 'h' to the last ack. fig.43 random read cycle (br24l01a/02/04/08/16-w) w r i t e s t a r t r / w a c k s t o p 1st word address? sda line a c k a c k data(n) a c k slave address 1 0 0 1 a0 a1 a2 d7 d0 * 2nd word address? a c k s t a r t slave address 1 0 0 1 a2 a1 r / w r e a d a0 wa 0 note) * 1 wa 12 wa 11 ** fig.44 random read cycle (br24l32/64 -w) *1 as for wa12, br24l32-w become don?t care. *1 as for wa7, br24l01a-w become don?t care. s t a r t s t o p sda line a c k data(n) a c k slave address 10 0 1 a0 a1 a2 d0 d7 r / w r e a d note) fig.45 current read cycle it is necessary to input 'h' to the last ack. r e a d s t a r t r / w a c k s t o p data(n) sda line a c k a c k data(n+x) a c k slave address 10 0 1 a0 a1 a2 d0 d7 d0 d7 note fig.46 sequential read cycle (in the case of current read cycle) *1 in br24l16-w, a2 becomes p2. *2 in br24l08-w, br24l16-w, a1 becomes p1. *3 in br24l04-w, a0 becomes ps, and in br24l08-w and br24l16-w, a0 becomes p0. 1 0 0 1a0 a1 a2 *1 *2 *3 note) fig.47 difference of slave address of each type
11/32 software reset software reset is executed when to avoid malfunction after powe r on, and to reset during comma nd input. software reset has several kinds, and 3 kinds of them are shown in the figure bel ow. (refer to fig.48(a), fig.48(b), and fig.48(c).) in dummy clock input area, release the sda bus ('h' by pull up). in dummy clock area, ack output and read data '0' (both 'l' level) may be output from eeprom, therefore, if 'h' is input forcibly , output may conflict and over current may flow, leading to instantaneous power failure of system power source or influence upon devices. acknowledge polling during internal write execution, all in put commands are ignored, therefore ack is not sent back. during internal automatic write execution after write cycle input, next command (slave addr ess) is sent, and if the first ack signal sends back 'l', then it means end of write action, while if it s ends back 'h', it means now in writing. by use of acknowledge polling, next command can be executed without waiting for twr = 5ms. when to write continuously, r/w = 0, when to carry out current read cycle after write, slave address r/w = 1 is sent, and if ack signal sends back 'l', then execute word address input and data output and so forth. 1 2 13 14 scl dummy clock14 start2 fig.48-(a) the case of dummy clock +start+start+ command input start command from start input. 2 1 8 9 dumm y clock9 start fig.48-(b) the case of start +9 dummy clocks +start+ command input start normal command normal command normal command normal command start9 sda 1 2 3 8 9 7 fig.48-(c) start9+ command input normal command normal command slave address word address s t a r t first write command a c k h a c k l slave address slave address slave address data write command during internal write, ack = high is sent back. after completion of internal write, ack=low is sent back, so input next word address and data in succession. t wr t wr second write command s t a r t s t a r t s t a r t s t a r t s t o p s t o p a c k h a c k h a c k l a c k l fig.49 case to continuously write by acknowledge polling scl sda scl sda
12/32 wp valid timing (write cancel) wp is usually fixed to 'h' or 'l', but when wp is used to cancel write cycle and so forth, pay attention to the following wp va lid timing. during write cycle execution, in cancel valid area, by setting wp='h', write cycle can be cancelled. in both byte write cycle and page write cycle, the ar ea from the first start condition of command to t he rise of clock to taken in d0 of data(in p age write cycle, the first byte data) is cancel invalid area. wp input in this area becomes don't care. set the setup time to rise of d0 taken scl 100ns or more. the area from the rise of scl to take in d0 to the end of internal automatic write (twr) is cancel valid area. and, when it is set wp='h' during twr, write is ended forcibly, data of address under access is not guaran teed, therefore, write it once again. (refer to fig.50.) aft er execution of forced end by wp, standby status gets in, so there is no need to wait for twr (5ms at maximum). command cancel by start condition and stop condition during command input, by continuously inputting start c ondition and stop condition, command can be cancelled. (refer to fig. 51.) however, in ack output area and during data read, sda bus ma y output 'l', and in this case, start condition and stop condition cannot be input, so reset is not available. therefor e, execute software reset. and when command is cancelled by start, stop condition, during random read cycl e, sequential read cycle, or current read cycle, internal setting address is not determined, therefore, it is not possibl e to carry out current read cycle in succession. when to carry out read cycle in succession, carry out random read cycle. ? rise of d0 taken clock scl d0 ack enlarged view scl sda enlarged view ack d0 ? rise of sda sda wp wp cancel invalid area wp cancel valid area write forced end data is not written. data not guaranteed fig.50 wp valid timing d7 d6 d5 d4 d3 d2 d1 d0 data twr sda d1 s t a r t a c k l a c k l a c k l a c k l s t o p word address fig.51 case of cancel by start, stop condition during slave address input scl sda 1 1 0 0 start condition stop condition slave address
13/32 i/o peripheral circuit pull up resistance of sda terminal sda is nmos open drain, so requires pull up re sistance. as for this resistance value (r pu ), select an appropriate value to this resistance value from microcontroller v il , i l , and v ol -i ol characteristics of this ic. if r pu is large, action frequency is limited. the smaller the r pu , the larger the consumption current at action. maximum value of r pu the maximum value of r pu is determined by the following factors. (1)sda rise time to be determined by the capacitance (cbus) of bus line of r pu and sda should be tr or below. and ac timing should be satisfied ev en when sda rise time is late. (2)the bus electric potential a to be determined by input leak total (i l ) of device connected to bus at output of 'h' to sda bus and r pu should sufficiently secure the input 'h' level (v ih ) of microcontroller and eeprom including recommended noise margin 0.2vcc. minimum value of r pu the minimum value of r pu is determined by the following factors. (1)when ic outputs low, it should be satisfied that v olmax =0.4v and i olmax =3ma. (2)v olmax =0.4v should secure the input 'l' level (v il ) of microcontroller and eeprom including recommended noise margin 0.1vcc. v olmax Q v il 0.1 v cc ex. ) when v cc =3v, v ol =0.4v, i ol =3ma, microcontroller, eeprom v il =0.3vcc from (1) therefore, the condition (2) is satisfied. pull up resistance of scl terminal when scl control is made at cmos output port, there is no need, but in the case there is timing where scl becomes 'hi-z', add a pull up resistance. as for the pull up resistance, one of several k ~ several ten k is recommended in consideration of drive performance of output port of microcontroller. a0, a1, a2, wp process process of device address terminals (a0,a1,a2) check whether the set device address coincides with device addre ss input sent from the master side or not, and select one among plural devices connected to a same bus. c onnect this terminal to pull up or pull down, or vcc or gnd. and, pins (n, c, pin) not used a s device address may be set to any of 'h' , 'l', and 'hi-z'. types with n.c.pin br24l16/f/fj/fv/fvt/fvm/fvj-w a0, a1, a2 br24l08/f/fj/fv/fvt/fvm/fvj/nux-w a0, a1 br24l04/f/fj/fv/fvt/fvm/fvj/nux-w a0 process of wp terminal wp terminal is the terminal that prohibi ts and permits write in hardware manner. in 'h' status, only read is available and writ e of all address is prohibited. in the case of 'l', both are available. in the case of use it as an rom, it is recommended to connect it to pull up or vcc. in the case to use both read and write, control wp terminal or connect it to pull down or gnd. r pu R 3 0.4 3 10 -3 R 867 [ ] and v ol = 0.4 [v] v il = 0.3 3 = 0.9 [v] r pu ex. ) when v cc =3v, i l =10 a, v ih =0.7 v cc , from (2) 0.8 3 0.7 3 10 10 -6 r pu Q Q 300 [k ] 0.8vcc v ih i l vcc - i l r pu 0.2vcc R v ih v c v ol i ol v cc v ol r pu Q i ol r pu Q ? r pu a br24lxx sda terminal il il cbus fig.52 i/o circuit diagram microcontroller bus line capacity cbus
14/32 cautions on microcontroller connection rs in i 2 c bus, it is recommended that sda port is of open drain inpu t/output. however, when to use cmos input / output of tri state to sda port, insert a series resistance rs between t he pull up resistance rpu and the sda terminal of eeprom. this is controls over current that occurs when pmos of the microcontroller and nmos of eeprom are turned on simultaneously. rs also plays the role of protection of sda terminal against surge. therefore, even when sda port is open drain input/output, rs can be used. maximum value of rs the maximum value of rs is determined by the following relations. (1)sda rise time to be determined by the capacity (cbu s) of bus line of rpu and sda should be tr or below. and ac timing should be satisfied even when sda rise time is late. (2)the bus electric potential a to be det ermined by rpu and rs t he moment when eeprom outputs 'l' to sda bus should sufficiently secure the input 'l' level (v il ) of microcontroller including recommended noise margin 0.1vcc. minimum value of rs the minimum value of rs is determined by over current at bus collisio n. when over current flows, noises in power source line, and instantaneous power failure of power source may occu r. when allowable over current is defined as i, the following relation must be satisfied. determine the allowable current in consideration of impedance of power source line in set and so forth. set the over current to eeprom 10ma or below. microcontroller eeprom 'l' output r s r pu 'h' output over current fig.55 i/o circuit diagram fig.56 i/o circuit diagram v cc r s v cc i R Q i r s R 300 ?? example when v cc =3v, i=10ma r s R 3 1010 -3 example when v cc =3v, v il =0.3v cc, v ol =0.4v, r pu =20k , Q 2010 3 1.67 k ? r pu +r s (v cc v ol )r s +v ol +0.1v cc Q v il r s Q r pu v il v ol 0.1v cc 1.1v cc v il 1.13 0.33 0.33 0.4 0.13 r s Q from(2), r pu microcontroller r s eeprom fig.53 i/o circuit diagram fig.54 input / output collision timing a ck 'l' output of eeprom 'h' output of microcontroller over current flows to sda line by 'h' output of microcontroller and 'l' output of eeprom. scl sda r pu microcontroller r s eeprom i ol a bus line capacity cbus v ol v cc v il *4
15/32 i 2 c bus input / output circuit input (a0,a2,scl) input / output (sda) input (a1, wp) notes on power on at power on, in ic internal circuit and set, vcc rises through unstable low voltage area, and ic inside is not completely reset , and malfunction may occur. to prevent this, functions of por circuit and lvcc circuit are equipped. to assure the action, observe the following conditions at power on. 1. set sda = 'h' and scl ='l' or 'h' 2. start power source so as to satisfy the recommended conditions of t r , t off , and vbot for operating por circuit. fig.57 input pin circuit diagram fig.58 input / output pin circuit diagram fig.59 input pin circuit diagram t off t r vbot 0 v cc fig.60 rise waveform diagram recommended conditions of t r , t off ,vbot t r t off vbot 10ms or below 10ms or longer 0.3v or below 100ms or belo w 10ms or longer 0.2v or below
16/32 3. set sda and scl so as not to become 'hi-z'. when the above conditions 1 and 2 cannot be obs erved, take the following countermeasures. a) in the case when the above condition 1 cannot be observed. when sda becomes 'l' at power on . control scl and sda as shown below, to make scl and sda, 'h' and 'h'. b) in the case when the above condition 2 cannot be observed. after power source becomes stable, execute software reset(p11). c) in the case when the above c onditions 1 and 2 cannot be observed. carry out a), and then carry out b). low voltage malfunction prevention function lvcc circuit prevents data rewrite action at low power, and preven ts wrong write. at lvcc voltage (typ. =1.2v) or below, it prevent data rewrite. vcc noise countermeasures bypass capacitor when noise or surge gets in the power source line, malfunction may occur, therefore, for remo ving these, it is recommended to attach a by pass capacitor (0.1 f) between ic vcc and gnd. at that moment, attach it as close to ic as possible. and, it is also recommended to attach a bypass capacitor between board vcc and gnd. cautions on use (1)described numeric values and data are design repr esentative values, and the values are not guaranteed. (2)we believe that application circuit exam ples are recommendable, however, in actu al use, confirm characteristics further sufficiently. in the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluct uations of external parts and our lsi. (3)absolute maximum ratings if the absolute maximum ratings such as impressed voltage and action temperature range and so forth are exceeded, lsi may be destructed. do not impress voltage and temperature exceed ing the absolute maximum ratings. in the case of fear exceeding the absolute maximum ratings, take physical safety count ermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to lsi. (4)gnd electric potential set the voltage of gnd terminal lowest at any action condition. make sure that each terminal voltage is lower than that of gnd terminal. (5)terminal design in consideration of permissible loss in actual use cond ition, carry out heat design with sufficient margin. (6)terminal to terminal shortcircuit and wrong packaging when to package lsi onto a board, pay sufficient attention to lsi direction and displacement. wrong packaging may destruct lsi. and in the case of shor tcircuit between lsi terminals and terminals and power source, terminal and gnd owing to foreign matter, lsi may be destructed. (7)use in a strong electromagnetic field may cause malfunction, therefore, ev aluate design sufficiently. t low t su:dat t dh a fter vcc becomes stable scl v cc sda after vcc becomes stable t su:dat fig.61 when scl= 'h' and sda= 'l' fig.62 when scl='l' and sda='l'
17/32 i 2 c bus serial eeproms br24s -w series br24s16-w, br24s32-w, br24s64-w, br24s128-w, br24s256-w description br24s -w series is a serial eeprom of i 2 c bus interface method. features ? completely conforming to the world standard i 2 c bus. all controls available by 2 ports of serial clock (scl) and serial data (sda) ? other devices than eeprom can be connected to the same port, saving microcontroller port. ? 1.7 5.5v single power source action most suitable for battery use. ? fast mode 400khz at 1.7 5.5v ? page write mode useful for initial value write at factory shipment. ? highly reliable connection by au pad and au wire. ? auto erase and auto end function at data rewrite. ? low current consumption at write operation (5v) : 0.5ma (typ.) at read operation (5v) : 0.2ma (typ.) at standby operation (5v) : 0.1 a (typ.) ? write mistake prevention function write (write protect) function added write mistake prevention function at low voltage ? sop8/sop-j8/ssop-b8/tssop-b8/msop8/t ssop-b8j/vson008x2030 compact package ? data rewrite up to 1,000,000 times ? data kept for 40 years ? noise filter built in scl / sda terminal ? shipment data all address ffh page write number of pages 16byte 32byte 64byte product number br24s16-w br24s32-w br24s64-w br24s128-w br24s256-w br24s series capacity bit format type power source voltage sop8 sop-j8 ssop-b8 tssop-b8 msop8 tssop-b8j vson008 x2030 f fj fv fvt fvm fvj nux 16kbit 2k8 br24s16-w 1.7 5.5v 32kbit 4k8 br24s32-w 1.7 5.5v 64kbit 8k8 br24s64-w 1.7 5.5v 128kbit 16k8 br24s128-w 1.7 5.5v 256kbit 32k8 br24s256-w 1.7 5.5v
18/32 sda scl d0 ack stop condition start condition t wr write data(n) absolute maximum ratings (ta=25 ) parameter symbol limits unit impressed voltage vcc 0.3 +6.5 v permissible dissipation pd 450(sop8) mw 450(sop-j8) 300(ssop-b8) 330(tssop-b8) 310(msop8) 310(tssop-b8j) 300(vson008x2030) storage temperature range tstg 65 +125 action temperature range topr 40 +85 terminal voltage 0.3 vcc 1.0 v memory cell characteristics (ta=25 , vcc=1.7v~5.5v) parameter limits unit min. typ. max. number of data rewrite times *1 1,000,000 times data hold years *1 40 years recommended operating condition electrical characteristics (unless otherwise specified, ta= 40 +85 , vcc=1.7 5.5v) parameter symbol limits unit condition min typ. max. "h" input voltage1 v ih1 0.7vcc vcc+1.0 v "l" input voltage1 v il1 0.3 0.3vcc v "l" output voltage1 v ol1 0.4 v i ol =3.0ma , 2.5v Q vcc Q 5.5v (sda) "l" output voltage2 v ol2 0.2 v i ol =0.7ma , 1.7v Q vcc Q 2.5v (sda) input leakage current i li 1 1 a v in =0 vcc output leakage current i lo 1 1 a v out =0 vcc (sda) current consumption at action i cc1 2.0 ma vcc=5.5v , f scl =400khz, twr=5ms byte write, page write br24s16/32/64-w 2.5 vcc=5.5v , f scl =400khz, twr=5ms byte write, page write br24s128/256-w i cc2 0.5 ma vcc=5.5v , f scl =400khz random read, current read, sequential read standby current i sb 2.0 a vcc=5.5v , sda ? scl=vcc a0, a1, a2=gnd, wp=gnd radiation resistance design is not made. action iming characteristics (unless otherwise specified, ta= 40 +85 , vcc=1.7 5.5v) parameter symbol limits unit min. typ. max. scl frequency fscl 400 khz data clock "high" time thigh 0.6 s data clock "low" time tlow 1.2 s sda, scl rise time *1 tr 0.3 s sda, scl fall time *1 tf 0.3 s start condition hold time thd:sta 0.6 s start condition setup time tsu:sta 0.6 s input data hold time thd:dat 0 ns input data setup time tsu:dat 100 ns output data delay time tpd 0.1 0.9 s output data hold time tdh 0.1 s stop condition data setup time tsu:sto 0.6 s bus release time before transfer start tbuf 1.2 s internal write cycle time twr 5 ms noise removal valid period (sda,scl terminal) ti 0.1 s wp hold time thd:wp 0 ns wp setup time tsu:wp 0.1 s wp valid time thigh:wp 1.0 s sync data input/output timing parameter symbol limits unit power source voltage vcc 1.7 5.5 v input voltage v in 0 vcc *1 *3 *2 *4 *5 *6 *7 *1 : not 100% tested * when using at ta=25 or higher, 4.5mw(*1,*2) 3.0mw(*3,*7) 3.3mw(*4) 3.1mw(*5,*6) to be reduced per 1 sda tsu:sta tsu:sto thd:sta start bit stop bit scl input read at the rise edge of scl data output in sync with the fall of scl fig.1-(a) sync data input / output timing fig.1-(b) start - stop bit timing fig.1-(c) write cycle timing fig.1-(d) wp timing at write execution fig.1-(e) wp timing at write cancel thigh:wp wp sda d1 d0 ack ack data(1) data(n) twr scl at write execution, in the area from the d0 taken clock rise of the first data(1), to twr, se t wp= 'low'. by setting wp "high" in the area, write can be cancelled. when it is set wp = 'high' during twr, write is forcibly ended, and data of address under access is not guaranteed, therefore write it once again. sd a () sda () thd:sta thd:dat tsu:dat tbuf tpd tdh tlow thigh tr tf scl (input) (output) scl sda wp hd wp ???? wr d1 d0 a ck a ck data(1) data(n) tsu wp stop condition *1 : not 100% tested twr
19/32 block diagram pin assignment and description characteristic data (the following values are typ. ones.) terminal name input/ output function br24s16-w br24s32/64/128/256-w a0 input don't use slave address setting a1 input don't use slave address setting a2 input don't use slave address setting gnd - reference voltage of all input / output, 0v. sda input / output slave and word address, serial data input serial data output scl input serial clock input wp input write protect terminal vcc - connect the power source. 8 7 6 5 4 3 2 1 sda scl wp vcc gnd a 2 a 1 a 0 a dddress decoder slave - word address register data re g ister control circuit high voltage generating circuit power source voltage detection 11bit 12bit 13bit 14bit 15bit 8bit a ck start stop 16kbit 256kbit eeprom array 11bit 12bit 13bit 14bit 15bit *1 *1 *2 *2 *2 2 a0, a1, a2= don?t use: br24s16-w 1 11bit: br24s16-w 12bit: br24s32-w 13bit: br24s64-w 14bit: br24s128-w 15bit: br24s256-w fig.2 block diagram vcc scl gnd br24s16-w br24s32-w br24s64-w br24s128-w br24s256-w 1 2 3 4 5 6 7 8 wp sda a2 a1 a0 0 0.2 0.4 0.6 0.8 1 1.2 0123456 supplyvoltage : vcc[v] input leak current : i li [ua] spec ta=-40 ta=25 ta=85 0 0.2 0.4 0.6 0.8 1 0123456 l output current : i ol [ma] l output voltage : v ol [v] spec ta=-40 ta=25 ta=85 0 0.2 0.4 0.6 0.8 1 1.2 0123456 supply voltage : vcc[v] output leak current : i lo [ua] spec ta=-40 ta=25 ta=85 0 1 2 3 4 5 6 0123456 supply voltage : vcc[v] h input voltage : v ih [v] ta=-40 ta=25 ta=85 spec 0 0.2 0.4 0.6 0.8 1 012345678 l output current : i ol [ma] l output voltage : v ol [v] spec ta=-40 ta=25 ta=85 fig.5 'l' output voltage v ol -i ol (vcc=1.7v) 0 1 2 3 4 5 6 0123456 supply voltage : vcc[v] l input voltage : v il [v] ta=-40 ta=25 ta=85 fig.6 'l' output voltage v ol -i ol (vcc=2.5v) fig.7 input leak current i li (a0,a,a2,scl,wp) fig.8 output leak current i lo (sda) spec fig.4 'l' input voltage v il (a0,a1,a2,scl,sda,wp) fig.3 'h' input voltage v ih (a0,a1,a2,scl,sda,wp)
20/32 characteristic data (the following values are typ. ones.) -200 -100 0 100 200 300 0123456 supply voltage : vcc[v] input data set up time : t su : dat [ns] ta=-40 ta=25 ta=85 spec 0 1 2 3 4 0123456 supply voltage : vcc[v] output data delay time : t pd [us] spec ta=-40 ta=25 ta=85 0 0.5 1 1.5 2 2.5 3 3.5 0123456 supply voltage : vcc[v] current consumption at writing : icc1[ma] spec ta=-40 ta=25 ta=85 0 0.5 1 1.5 2 2.5 0123456 supply voltage : vcc[v] stanby current : i sb [ua] spec ta=-40 ta=25 ta=85 -0.1 0.9 1.9 2.9 3.9 4.9 5.9 0123456 supply voltage : vcc[v] start condition set up time : tsu:sta[ua] ta=-40 ta=25 ta=85 spec 0.1 1 10 100 1000 10000 0123456 supply voltage : vcc[v] scl frequency : f[hz] spec ta=-40 ta=25 ta=85 -200 -150 -100 -50 0 50 0123456 supply voltage : vcc[v] input data hold time : t hd: sta [ns] spec ta=-40 ta=25 ta=85 0 1 2 3 4 5 0123456 supply voltage : vcc[v] data clk h time : t high [ua] spec ta=-40 ta=25 ta=85 0 0.5 1 1.5 2 2.5 0123456 supply voltage : vcc[v] current consumption at writing : icc1[ma] spec ta=-40 ta=25 ta=85 fig.9 current consumption at write operation i cc 1 (f scl =400khz br24s16/32/64-w) fig.10 current consumption at write operation icc1 (f scl =400khz br24s128/256-w) fig.12 stanby operation i sb fig.14 data clock high period t high 0 1 2 3 4 5 0123456 supply voltage : vcc[v] clk l time : t low [us] spec ta=-40 ta=25 ta=85 fig.15 data clock low period t low 0 1 2 3 4 5 0123456 supply voltage : vcc[v] start condition hold time : t hd : sta [us] spec ta=-40 ta=25 ta=85 fig.16 start condition hold time t hd : sta fig.17 start condition setup time t su : sta fig.18 input data hold time t hd : dat high fig.19 input data hold time hd : dat (low fig.20 input data setup time su: dat (high) fig.21 input data setup time t su : dat (low) 0 1 2 3 4 0123456 supply voltage : vcc[v] output data delay time : t pd [us] spec ta=-40 ta=25 ta=85 fig.22 ' l ' data output delay time t pd 0 fig.23 'h' data output delay time pd 1 -200 -150 -100 -50 0 50 0123456 supply voltage : vcc[v] input data hold time : t hd :dat [ns] ta=-40 ta=25 ta=85 spec -200 -100 0 100 200 300 0123456 supply voltage : vcc[v] input data set up time : t su: dat [ns] ta=-40 ta=25 ta=85 spec fig.13 scl frequency f scl 0 0.1 0.2 0.3 0.4 0.5 0.6 0123456 supply voltage : vcc[v] current consumption at reading : icc2[ma] ta=-40 ta=25 ta=85 spec fig.11 current consumption at read operation i cc 2 (f scl =400khz)
21/32 characteristic data (the following values are typ. ones.) 0 1 2 3 4 5 0123456 supply voltage : vcc[v] bus open time before transmission : t buf [us] spec ta=-40 ta=25 ta=85 fig.24 bus open time before transmission buf 0 1 2 3 4 5 6 0123456 supply voltage : vcc[v] internal writing cycle time : t wr [ms] spec ta=-40 ta=25 ta=85 fig.25 internal writing cycle time wr 0 0.2 0.4 0.6 0.8 1 0123456 supply voltage : vcc[v] noise reduction efective time : t l (scl h) [us] spec ta=-40 ta=25 ta=85 fig.26 noise reduction efection time t l scl h fig.27 noise reduction efective time t l scl l 0 0.1 0.2 0.3 0.4 0.5 0.6 0123456 supply voltage : vcc[v] noise reduction efective time : t l (scl l)[us] spec ta=-40 ta=25 ta=85 fig.28 noise resuction efecctive time sda h 0 0.1 0.2 0.3 0.4 0.5 0.6 0246 supply volatge : vcc[v] noise reduction efective time : t l (sda h)[us] ta=-40 ta=25 ta=85 spec fig.29 noise reduction efective time t l sda l 0 0.1 0.2 0.3 0.4 0.5 0.6 0123456 supply voltage : vcc[v] noise reduction effective time : t l (sad l)[us] spec ta=-40 ta=25 ta=85 fig.30 wp setup time t su : wp -0.6 -0.5 -0.4 -0.3 -0.2 -0.1 0 0.1 0.2 0123456 supply voltage : vcc[v] wp set up time : t su : wp [us] spec ta=-40 ta=25 ta=85 fig.31 wp efective time t high : wp 0 0.2 0.4 0.6 0.8 1 1.2 0123456 supplyvoltage : vcc[v] wp effective time : t high : wp [us] spec ta=-40 ta=25 ta=85
22/32 i 2 c bus communication i 2 c bus data communication i 2 c bus data communication starts by start condition input, and ends by stop condition input. data is always 8bit long, and acknowledge is always required after each byte. i 2 c bus carries out data transmission with plural devices connected by 2 communication lines of serial data (sda) and serial clock (scl). among devices, there are ?master? that generates clock and control communicati on start and end, and ?slave? that is controlled by addresses peculiar to devices. eeprom becomes ?slave?. and the device t hat outputs data to bus during data co mmunication is called ?transmitter?, and the device that receives data is called ?receiver?. start condition (start bit recognition) ? before executing each command, start condition (start bit) wher e sda goes from 'high' down to 'low' when scl is 'high' is necessary. ? this ic always detects whether sda and scl are in start condition (start bit) or not, therefore, unless this condition is satis fied, any command is executed. stop condition (stop bit recognition) ? each command can be ended by sda rising from 'low' to 'high' when stop condition (stop bit), namely, scl is 'high' acknowledge (ack) signal ? this acknowledge (ack) signal is a software rule to show whether data transfer has been made normally or not. in master and slave, the device ( -com at slave address input of write command, read command, and this ic at data output of read command) at the transmitter (sending) side re leases the bus after output of 8bit data. ? the device (this ic at slave address in put of write command, read command, and -com at data output of read command) at the receiver (receiving) side sets sda 'low' during 9 clo ck cycles, and outputs acknowledge signal (ack signal) showing that it has received the 8bit data. ? this ic, after recognizing start condition and slave address (8bit), outputs acknowledge signal (ack signal) 'low'. ? each write action outputs acknowledge signal) (ack signal) 'l ow', at receiving 8bit data (word address and write data). ? each read action outputs 8bit data (read data), and detects acknowledge signal (ack signal) 'low'. ? when acknowledge signal (ack signal) is detected, and stop condition is not sent from the master ( -com) side, this ic continues data output. when acknowledge signal (ack signal) is not detected, this ic stop s data transfer, and recognizes stop condition (stop bit), and ends read ac tion. and this ic gets in standby status. device addressing ? output slave address after start condition from master. ? the significant 4 bits of slave address are used for recognizing a device type. the device code of this ic is fixed to '1010'. ? next slave addresses (a2 a1 a0 --- device address) are for se lecting devices, and plural ones can be used on a same bus according to the number of device addresses. ? the most insignificant bit (r/w --- read/write) of slave addr ess is used for designating write or read action, and is as shown below. setting r/w to 0 --- write (setting 0 to word address setting of random read) setting r/w to 1 --- read type slave address maximum number of connected buses br24s16-w 1 0 1 0 p2 p1 p0 r/w 1 br24s32-w,br24s64-w, br24s128-w,br24s256-w 1 0 1 0 a2 a1 a0 r/w 8 89 89 89 s p condition condition ack stop ack data data addres s start r/w ack 1-7 sda scl 1-7 1-7 fig.32 data transfer timing vcc scl gnd br24s16-w br24s32-w br24s64-w br24s128-w br24s256-w 1 2 3 4 5 6 7 8 wp sda a2 a1 a0 note)up to 1 units of br24s16-w, and up to 8 units of br24s32/64/128/256-w can be connected. device address is set by 'h' and 'l' of each pin of a0, a1, and a2. p0 p2 are page select bits.
23/32 write command write cycle ? arbitrary data is written to eeprom. when to write only 1 byte, byte write normally used, and when to write continuous data of 2 bytes or more, simultaneous write is possible by page wr ite cycle. the maximum number of write bytes is specified per device of each capacity. up to 64 arbitrary bytes can be written. (in the case of br24s128/256-w) ? data is written to the address designated by word address (n-th address). ? by issuing stop bit after 8bit data input, write to memory cell inside starts. ? when internal write is started, command is not accepted for twr (5ms at maximum). ? by page write cycle, the following can be written in bulk: up to 16 bytes (br24s16-w) : up to 32 bytes (br24s32-w, br24s64-w) : up to 64 bytes (br24s128-w, br24s256-w) and when data of the maximum bytes or higher is sent, data from the first byte is overwritten. (refer to "internal address increment of "notes on page write cycle" in p24/32.) ? as for page write command of br24s16-w, after page select bit( ps) of slave address is designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 4 bits is incremented internally, and data up to 16 bytes can be wr itten. ? as for page write cycle of br24s32-w and br24s64-w , after the signi ficant 7 bits (in the case of br24s32-w) of word address, or the significant 8 bits (in the case of br24s64-w) of word address are designated ar bitrarily, by continuing data input of 2 bytes or more, the address of insignificant 5 bits is increm ented internally, and data up to 32 bytes can be written. ? as for page write cycle of br24s128-w and br24s256-w, after t he significant 9 bit (in the case of br24s128-w) of word address, or the significant 10bit (in the case of br24s256-w) of word address are designated arbitrarily, by continuing data in put of 64 bytes or more. a1 a2 wa 7 d7 1 1 0 0 w r i t e s t a r t r / w s t o p word address data slave address a0 wa 0 d0 a c k sda line a c k a c k note) fig.33 byte write cycle (br24s16-w) a1 a2 wa 14 1 1 0 0 w r i t e s t a r t r / w s t o p 1st word address data slave address a0 d0 a c k sda line a c k a c k note) wa 13 wa 12 wa 11 wa 0 a c k 2nd word address d7 *1 fig.34 byte write cycle (br24s32/64/128/256-w) fig.35 page write cycle (br24s16-w) w r i t e s t a r t r / w a c k s t o p 1st w ord address(n) sda line a c k a c k data(n+31) a c k slave address 1 0 0 1a0 a1 a2 wa 14 d0 note) *1 data(n) d0 d7 a c k 2nd w ord address(n) wa 0 wa 13 wa 12 wa 11 *2 fig.36 page write cycle (br24s32/64/128/256-w) *1 as for wa12, br24s32-w becomes don't care. as for wa13, br24s32/64-w becomes don't care. as for wa14, br24s32/64/128-w becomes don't care. *1 as for wa12, br24s32-w becomes don't care. as for wa13, br24s32/64-w becomes don't care. as for wa14, br24s32/64/128-w becomes don't care. *2 as for br24s128/256-w becomes (n+63). 1 0 0 1a0 a1 a2 *1 *2 *3 *1 in br24s16-w, a2 becomes p2 *2 in br24s16-w, a1 becomes p1 *3 in br24s16-w, a0 becomes p0 fig.37 difference of slave address each type w r i t e s t a r t r / w a c k s t o p word address(n) dat a (n) sda line a c k a c k data(n+15) a c k slave address 1 0 0 1a0 a1 a2 wa 7 d0 d7 d0 wa 0 ? ) *1 *2 note) note)
24/32 notes on write cycle continuous input notes on page write cycle number of pages 16byte 32byte 64byte product number br24s16-w br24s32-w br24s64-w br24s128-w br24s256-w write protect (wp) terminal ? write protect (wp) function when wp terminal is set vcc (h level), data rewrite of all addre ss is prohibited. when it is set gnd (l level), data rewrite of all address is enabled. be sure to connect this terminal to vcc or gnd, or control it to h level or l level. do not use it open. at extremely low voltage at power on/off, by setting the wp terminal 'h', mistake write can be prevented. during twr, set the wp terminal al ways to 'l'. if it is set 'h', write is forcibly terminated. w r i t e s t a r t r / w a c k s t o p word address? data(n) sda line a c k data(n+15) a c k slave address 10 0 1 p0 p1 p2 wa 7 d0 d7 d0 a c k wa 0 1 1 00 next command twr(maximum 5ms) command is not accepted for this period. at stop (stop bit) write starts. s t a r t fig.38 page write cycle(br24s16-w) fig.39 page write cycle(br24s32/64/128/256-w) for example, when it is st arted from address 0eh, therefore, increment is made as below, 0eh 0fh 00h 01h ??? , which please note. * 0eh ??? 16 in hexadecimal, therefore, 00001110 becomes a binary number. internal address increment page write mode (in the case of br24s16-w) --------- --------- significant bit is fixed. no digit up wa7 ----- wa4 wa3 wa2 wa1 wa0 0 ----- 0 0 0 0 0 0 ----- 0 0 0 0 1 0 ----- 0 0 0 1 0 0 ----- 0 1 1 1 0 0 ----- 0 1 1 1 1 0 ----- 0 0 0 0 0 the above numbers are maximum bytes for respective types. any bytes below these can be written. in the case of br24s256-w, 1 page = 64bytes, but the page write cycle write time is 5ms at maximum for 64byte bulk write. it does not stand 5ms at maximum 64byte = 320ms(max.). list of numbers of page write w r i t e s t a r t r / w a c k s t o p 1st w ord address(n) sda line a c k a c k data(n+31) a c k slave address 1 0 0 1a0 a1 a2 wa 14 d0 *1 data(n) d0 d7 a c k 2nd w ord address(n) wa 0 wa 13 wa 12 wa 11 *2 1010 next command tw r(maximum : 5ms) command is not accepted for this period. at stop (stop bit) write starts. s t a r t *1 as for wa12, br24s32-w becomes don't care. as for wa13, br24s32/64-w becomes don't care. as for wa14, br24s32/64/128-w becomes don't care. *2 as for br24s128/256-w becomes (n+63). 0eh increment
25/32 read command read cycle data of eeprom is read. in read cycle, there are random read cycle and current read cycle. random read cycle is a command to read data by designating address, and is used generally. current read cycle is a command to read data of internal addr ess register without designating address, and is used when to verify just after write cycle. in both the read cycles, sequent ial read cycle is available, an d the next address data can be re ad in succession. ? in random read cycle, data of designated word address can be read. ? when the command just before current read cycle is random read cycle, current read cycle (each including sequential read cycle), data of incremented last read address (n)-th addr ess, i.e., data of the (n+1)-th address is output. ? when ack signal 'low' after d0 is detected, and stop condition is not sent from master ( -com) side, the next address data can be read in succession. ? read cycle is ended by stop condition where 'h' is input to ac k signal after d0 and sda signal is started at scl signal 'h'. ? when 'h' is not input to ack signal after d0, seque ntial read gets in, and the next data is output. therefore, read command cycle c annot be ended. when to end read command cycle, be sure input stop condition to input 'h' to ack signal after d0, and to start sda at scl signal 'h'. ? sequential read is ended by stop condition wh ere 'h' is input to ack signal after arbitr ary d0 and sda is started at scl signal 'h'. w r i t e s t a r t r / w a c k s t o p word address(n) sda line a c k a c k data(n) a c k slave address 10 0 1 a0 a1 a2 wa 7 a0 d0 slave address 10 0 1a1 a2 s t a r t d7 r / w r e a d wa 0 note) fig.40 random read cycle (br24s16-w) w r i t e s t a r t r / w a c k s t o p 1st word address? sda line a c k a c k data(n) a c k slave address 1 0 0 1 a0 a1 a2 wa 14 d7 d0 2nd word address? a c k s t a r t slave address 1 0 0 1 a2 a1 r / w r e a d a0 wa 0 note ) *1 wa 13 wa 12 wa 11 fig.41 random read cycle (br24s32/64/128/256-w) fig.42 current read cycle s t a r t s t o p sda line a c k data(n) a c k slave address 10 0 1 a0 a1 a2 d0 d7 r / w r e a d note) r e a d s t a r t r / w a c k s t o p data(n) sda line a c k a c k data(n+x) a c k slave address 10 0 1 a0 a1 a2 d0 d7 d0 d7 note fig.43 sequential read cycle (in the case of current read cycle) it is necessary to input 'h' to the last ack. *1 as for wa12, br24s32-w become don't care. as for wa13, br24s32/64-w become don't care. as for wa14, r24s32/64/128-w become don't care. it is necessary to input 'h' to the last ack. 1 0 0 1a0 a1 a2 *1 *2 *3 fig.44 difference of slave address of each type *1 br24s16-w a2 becomes p2. *2 br24s16-w a1 becomes p1. *3 br24s16-w a0 becomes p0. vcc - note)
26/32 software reset software reset is executed when to avoid malfunction after powe r on, and to reset during comma nd input. software reset has several kinds, and 3 kids of them are show n in the figure below. (refer to fig.45(a) , fig.45(b), fig.45(c).) in dummy clock input area, release the sda bus ('h' by pull up). in dummy cl ock area, ack output and read data '0' (both 'l' level) may be output from eeprom, therefore, if 'h' is input forcibly, output may conflict and over current may flow, leading to instantaneou s power failure of system power source or influence upon devices. acknowledge polling during internal write, all input commands are ignored, ther efore ack is not sent back. during internal automatic write execution after write cycle input, next command (slave address) is sent, and if the first ack signal sends back 'l', then it means end of write action, while if it s ends back 'h', it means now in writing. by use of acknowledge polling, next command can be executed without waiting for twr = 5ms. when to write continuously, r/w = 0, when to carry out current read cycle after write, slave address r/w = 1 is sent, and if ack signal sends back 'l', then execute word address input and data so forth. scl 2 1 8 9 dumm y clock9 start fig.45-(b) the case of start+9 dummy clock + start + command input start normal command normal command sda slave address word address s t a r t first write command a c k h a c k l slave address slave address slave address data write command during internal write, ack = high is sent back. after completion of internal write, ack=low is sent back, so input next word address and data in succession. t wr t wr second write command s t a r t s t a r t s t a r t s t a r t s t o p s t o p a c k h a c k h a c k l a c k l fig.46 case to continuously write by acknowledge polling 1 2 13 14 scl fig.45-(a) the case of 14 dummy clock + start + start+ command inpu normal command normal command dumm y clock14 start2 * start command from start input. start9 fig.45-(c) start 9 + command input scl 1 2 3 8 9 7 normal command normal command sda sda
27/32 wp valid timing (write cancel) wp is usually fixed to 'h' or 'l', but when wp is used to cancel write cycle and so forth, pay attention to the following wp va lid timing. during write cycle execution, in cancel valid area, by setting wp='h', write cycle can be cancelled. in both byte write cycle and page write cycle, the ar ea from the first start condition of command to t he rise of clock to taken in d0 of data(in p age write cycle, the first byte data) is cancel invalid area. wp input in this area becomes don't care. set the setup time to ri se of d0 taken 100ns or more. the area from the rise of scl to take in d0 to the end of internal automat ic write (twr) is cancel valid area. and, when it is set wp='h' during twr, write i s ended forcibly, data of address under access is not guaranteed, t herefore, write it once agai n.(refer to fig.47.) after execution of forced end by wp standby status gets in, so there is no need to wait for twr (5ms at maximum). command cancel by start condition and stop condition during command input, by continuously inputting start condition an d stop condition, command can be cancelled. (refer to fig. 48.) however, in ack output area and during data read, sda bus ma y output 'l', and in this case, start condition and stop condition cannot be input, so reset is not available. therefor e, execute software reset. and when command is cancelled by start, stop condition, during random read cycl e, sequential read cycle, or current read cycle, internal setting address is not determined, therefore, it is not possibl e to carry out current read cycle in succession. when to carry out read cycle in succession, carry out random read cycle. ? rise of d0 taken clock scl d0 ack enlarged view scl sda enlarged view ack d0 ? rise of sda sda wp wp cancel invalid area wp cancel valid area write forced end data is not written. data not guaranteed fig.47 wp valid timing slave address d7 d6 d5 d4 d3 d2 d1 d0 data twr sda d1 s t a r t a c k l a c k l a c k l a c k l s t o p word address fig.48 case of cancel by start, stop condition during slave address input scl sda 1 1 0 0 start condition stop condition
28/32 i/o peripheral circuit pull up resistance of sda terminal sda is nmos open drain, so requires pull up resistance. as for this resistance value (r pu ), select an appropriate value to this resistance value from microcontroller v il , i l , and v ol -i ol characteristics of this ic. if r pu is large, action frequency is limited. the smaller the r pu , the larger the consumption current at action. maximum value of r pu the maximum value of r pu is determined by the following factors. (1)sda rise time to be determined by t he capacitance (cbus) of bus line of r pu and sda should be tr or below. and ac timing should be satisfied ev en when sda rise time is late. (2)the bus electric potential a to be determined by input leak total (i l ) of device connected to bus output of 'h' to sda bus and r pu should sufficiently secure the input 'h' level (v ih ) of microcontroller and eeprom including recommended noise margin 0.2vcc. minimum value of r pu the minimum value of r pu is determined by the following factors. (1)when ic outputs low, it should be satisfied that v olmax =0.4v and i olmax =3ma. (2)v olmax =0.4v should secure the input 'l' level (v il ) of microcontroller and eeprom including recommended noise margin 0.1vcc. v olmax Q v il -0.1 vcc ex.) when vcc= 3v, v ol 0.4v, i ol =3ma, microcontroller, eeprom v il =0.3vcc from(1), and pull up resistance of scl terminal when scl control is made at cmos output port, there is no need, but in the case there is timing where scl becomes 'hi-z', add a pull up resistance. as for the pull up resistance, one of several k ~ several ten k is recommended in consideration of drive performance of output port of microcontroller. a0, a1, a2, wp process process of device address terminals (a0,a1,a2) check whether the set device address coincides with device address input sent from the master side or not, and select one among plural devices connected to a same bus. connect this terminal to pull up or pull down, or vcc or gnd. and, pins(don't use pin) not use d as device address may be set to any of 'h' , 'l', and 'hi-z'. process of wp terminal wp terminal is the terminal that prohibi ts and permits write in hardware manner. in 'h ' status, only read is available and writ e of all address is prohibited. in the case of 'l', both are available. in the case of use it as an rom, it is recommended to connect it to pull up or vcc. in the case to use both read and write, control wp terminal or connect it to pull down or gnd. i ol r pu R v cc v ol i ol v cc v o l r pu Q R 867 ?? r pu R 3 0.4 310 -3 v ol =0.4 v v il =0.3 3 =0.9 v therefore , the condition ( 2 ) is satisfied. types with don't use pin br24s16/f/fj /fv/fvt/fvm/fvj/nux-w a0, a1, a2 r pu Q 0.8v cc v ih i l Q 300 k ? r pu Q 0.83 0.73 1010 -6 e .) when vcc = 3v, i l =10 a, v ih = 0.7vcc, from(2) vcc i l r pu 0.2vcc R v ih bus line capacity cbus fig.49 i/o circuit diagram ? r pu a br24sxx sda terminal il il microcontroller
29/32 cautions on microcontroller connection rs in i 2 c bus, it is recommended that sda port is of open drain input/output. however, when to use cmos input / output of tri state to sda port, insert a series resistance rs between the pull up resistance rpu and the sda terminal of eeprom. this is controls over current that occurs when pmos of the microcontroller and nmos of eeprom are turned on simultaneously. rs also plays the role of protection of sda terminal against sur ge. therefore, even when sda port is open drain input/output, rs can be used. maximum value of rs the maximum value of rs is determined by following relations. (1)sda rise time to be determined by the capacity (cbus) of bus line of rpu and sda shoulder be tr or below. and ac timing should be satisfied even when sda rise time is late. (2)the bus electric potential a to be det ermined by rpu and rs the moment w hen eeprom outputs 'l' to sda bus should sufficiently secure the input 'l' level (v il ) of microcontroller including recommended noise margin 0.1vcc. maximum value of rs the minimum value of rs is determined by over current at bus co llision. when over current flows, noises in power source line, and instantaneous power failure of power source may occur. when allowable over current is defined as i, the following relation must be satisfied. determine the allowable current in considerati on of impedance of power source line in set and so forth. set the over current to eeprom 10ma or below. r pu microcontroller r s eeprom fig.51 input/output collision timing a ck 'l' output of eeprom 'h' output of microcontroller over current flows to sda line by 'h' output of microcontroller and 'l' output of eeprom. scl sda Q Q from(2), (v cc v ol )r s +v ol +0.1v cc Q v il r s Q r pu v il v ol 0.1v cc 1.1v cc v il 2010 3 1.67 k ? r pu +r s example when v cc =3v, v il =0.3v cc, v ol =0.4v, r pu =20k , 1.13 0.33 0.33 0.4 0.13 r s r pu microcontroller r s eeprom i ol a bus line capacity cbus v ol v cc v il fig.52 i/o circuit diagram microcontroller eeprom 'l' output r s r pu 'h' output over current fig.53 i/o circuit diagram v cc r s v cc i R 300 ?? example when v cc =3v, i=10ma r s R 3 1010 -3 Q i r s R fig.50 i/o circuit diagram
30/32 i 2 c bus input / output circuit input (a0, a1, a2, scl, wp) input/output (sda) fig.54 input pin circuit diagram fig.55 input /output pin circuit diagram
31/32 notes on power on at power on, in ic internal circuit and set, vcc rises through unstable low voltage area, and ic inside is not completely reset , and malfunction may occur. to prevent this, functions of por circuit and lvcc circuit are equipped. to assure the action, observe the following condition at power on. 1. set sda = 'h' and scl ='l' or 'h' 2. start power source so as to satisfy the recommended conditions of tr, toff, and vbot for operating por circuit. 3. set sda and scl so as not to become 'hi-z'. when the above conditions 1 and 2 cannot be obs erved, take the following countermeasures. a) in the case when the above conditions 1 cann ot be observed. when sda becomes 'l' at power on . control scl and sda as shown below, to make scl and sda, 'h' and 'h'. b) in the case when the above condition 2 cannot be observed. after power source becomes stable, execute software reset(p26). c) in the case when the above conditions 1 and 2 cannot be observed. carry out a), and then carry out b). low voltage malfunction prevention function lvcc circuit prevents data rewrite action at low power, and prevents wrong write. at lvcc voltage (typ. =1.2v) or below, it prevent data rewrite. vcc noise countermeasures bypass capacitor when noise or surge gets in the power sour ce line, malfunction may occu r, therefore, for removing these, it is recommended to attach a by pass capacitor (0.1 f) between ic vcc and gnd. at that moment, attach it as close to ic as possible. and, it is also recommended to attach a bypass capacitor between board vcc and gnd. cautions on use (1) described numeric values and data are design representative values, and the values are not guaranteed. (2) we believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. in the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition charac teristics and fluctuations of external parts and our lsi. (3)absolute maximum ratings if the absolute maximum ratings such as impressed voltage and action temperature range and so forth are exceeded, lsi may be destructed. do not impress voltage and temperature exceeding the absolute maximum ratings. in the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to lsi. (4)gnd electric potential set the voltage of gnd terminal lowest at any action condition. make sure that each terminal voltage is lower than that of gnd terminal. (5)terminal design in consideration of permissible loss in actual use condition, carry out heat design with sufficient margin. (6)terminal to terminal shortcircuit and wrong packaging when to package lsi onto a board, pay sufficient attention to lsi direction and displacement. wrong packaging may destruct lsi. and in the case of shortcircuit between lsi te rminals and terminals and power source, terminal and gnd owing to foreign matter, lsi may be destructed. (7)use in a strong electromagnetic field may cause ma lfunction, therefore, evaluate design sufficiently. toff tr vbot 0 v cc recommended conditions of tr,toff,vbot tr toff vbot 10ms or below 10ms or longer 0.3v or below 100ms or belo w 10ms or longer 0.2v or below fig.56 rise waveform diagram tlow tsu:dat tdh after vcc becomes stable scl v cc sda fig.57 when scl='h' and sda='l' tsu:dat after vcc becomes stable fig.58 when scl='h' and sda='l'
32/32 selection of order type package specifications sop8/sop-j8/ssop-b/tssop-b8/tssop-b8j (unit:mm) external appearance 0.1 0.45min. 0.42 0.1 4.9 0.2 85 4 123 1.27 76 0.2 0.1 0.175 6.0 0.3 3.9 0.2 1.375 0.1 5 4 8 1 0.1 6.4 0.3 4.4 0.2 3.0 0.2 0.22 0.1 1.15 0.1 0.65 (0.52) 0.15 0.1 0.3min. 0.1 ssop-b8 tssop-b8 sop8 sop-j8 1.00.1 6.40.2 4.40.1 0.50.15 1.00.2 0.10.05 0.245 0.65 +0.05 -0.04 0.145 +0.05 -0.03 85 14 3.00.1 0.08 s 5.00.2 8 5 14 4.40.2 6.20.3 0.595 0.420.1 1.27 1.50.1 0.11 0.17 +0.1 -0.05 0.3min. 0.90.15 package f:sop8 fj:sop-j8 fv : ssop-b8 fvt : tssop-b8 fvm : msop8 fvj : tssop-b8j nux : vson008x2030 tssop-b8j for ordering, specify a number of multiples of the package quantity. pin no.1 pulling side reel package type emboss taping package quantity 4000pcs package direction tr (when the reel is gripped by the left hand, and the tape is pulled out by the right hand, no.1 pin of the product is at the right top. package specifications 4 1 5 8 2.9 0.1 0.475 0.22 0.65 4.0 0.2 0.6 0.2 0.29 0.15 2.8 0.1 0.75 0.05 0.08 0.05 0.9max. 0.08 s + 0.05 ? 0.04 0.145 + 0.05 ? 0.03 0.08 m (unit:mm) external appearance msop8 package type emboss taping package quantity 2 500pcs(sop8/sop-j8/ssop-b8/tssop-b8j) 3000pcs(tssop-b8) package direction e2 (when the reel is gripped by the left hand, and the tape is pulled out by the right hand, no.1 pin of the product is at the left top. package specifications reel pulling side pin no.1 for ordering, specify a number of multiples of the package quantity. package type emboss taping package quantity 3000pcs package direction tr (when the reel is gripped by the left hand, and the tape is pulled out by the right hand, no.1 pin of the product is at the right top. x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x package specifications pin no.1 pulling side reel for ordering, specify a number of multiples of the package quantity. (unit:mm) external appearance vson008x2030 package specifications e2 reel shape emboss taping tr reel shape emboss taping rohm type name bus type 24 i 2 c operating temperature l:-40 +85 s:-40 +85 capacity 01=1k 16=16k 02=2k 32=32k 04=4k 64=64k 08=8k 128=128k 256=256k double cell b r 2 4 s 2 5 6 f w e 2 catalog no.08t504a '08.9 rohm ?
appendix-rev4.0 thank you for your accessing to rohm product informations. more detail product informations and catalogs are available, please contact your nearest sales office. rohm customer support system the americas / europe / asia / japan contact us : webmaster@ rohm.co. jp www.rohm.com copyright ? 2009 rohm co.,ltd. 21 saiin mizosaki- cho, ukyo-ku, kyoto 615-8585, japan tel : +81-75-311-2121 fax : +81-75-315-0172 appendix notes no copying or reproduction of this document, in part or in whole, is permitted without the consent of rohm co.,ltd. the content specified herein is subject to change for improvement without notice. the content specified herein is for the purpose of introducing rohm's products (hereinafter "products"). if you wish to use any such product, please be sure to refer to the specifications, which can be obtained from rohm upon request. examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the products. the peripheral conditions must be taken into account when de signing circuits for mass production. great care was taken in ensuring the accuracy of the information specified in this document. however, should you incur any damage arising from any inaccuracy or misprint of such information, rohm shall bear no re- sponsibility for such damage. the technical information specified herein is intended only to show the typical functions of and examples of application circuits for the products. rohm does not grant you, explicitly or implicitly, any license to use or exer cise intellectual property or other rights held by rohm and other parties. rohm shall bear no re- sponsibility whatsoever for any dispute arising from the use of such technical information. the products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, elec- tronic ap pliances and amusement devices). the products are not designed to be radiation tolerant. while rohm always makes efforts to enhance the quality and reliability of its products, a product may fail or malfunction for a variety of reasons. please be sure to implement in your equipment using the products safety measures to guard against the possi bility of physical injury, fire or any other damage caused in the event of the failure of any product, such as derating, redundancy, fire control and fail-safe designs. rohm shall bear no responsibility whatsoever for your use of any product outside of the prescribed scope or not in accordance with the instruction manual. the products are not designed or manufactured to be used with any equipment, device or system which re quires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). rohm shall bear no responsibility in any way for use of any of the products for the above special purposes. if a product is intend- ed to be used for any such special purpose, please contact a rohm sales representative before purchasing. if you intend to export or ship overseas any product or technology specified herein that may be controlled under the foreign exchange and the foreign trade law, you will be required to obtain a license or permit under the law.

▲Up To Search▲

Price & Availability of BR24S08FVM-WTR

	To Download BR24S08FVM-WTR Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .