View DS2151QBX2TAMPR_4384558.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 of 60 rev: 011706 note: some revisions of this device may incor porate deviations from published specifications known as erra ta. multiple revisions of any device may be simultaneously available through various sales channel s. for information about device errata, click here: www.maxim-ic.com/errata . features complete ds1/isdn-pri transceiver functionality line interface can handle both long- and short-haul trunks 32-bit or 128-bit jitter attenuator generates dsx-1 and csu line build-outs frames to d4, esf, and slc-96 r formats dual on-board two-frame elastic store slip buffers that connect to backplanes up to 8.192mhz 8-bit parallel control port that can be used on either multiplexed or nonmultiplexed buses extracts and inserts robbed-bit signaling detects and generates yellow and blue alarms programmable output clocks for fractional t1 fully independent transmit and receive functionality on-board fdl support circuitry generates and detects csu loop codes contains ansi one?s density monitor and enforcer large path and line error counters including bpv, cv, crc6, and framing bit errors pin compatible with ds2153q e1 single- chip transceiver 5v supply; low-power cmos pin configuration ordering information part temp range pin- package ds2151q 0 c to +70 c 44 plcc ds2151q+ 0 c to +70 c 44 plcc ds2151qn -40 c to +85 c 44 plcc ds2151qn+ -40 c to +85 c 44 plcc + denotes lead-free/rohs-compliant package. ds2151q t1 single-chip transceive r www.maxim-ic.com dallas ds2151q t1sct elastic stores framer long & short haul line interface parallel control port actual size of 44-pin plcc functional blocks ale(as) wr (r/ w ) rlin k rlcl k dvss rcl k rchcl k rse r rsync rlos/lotc syscl k tser tclk dvdd tsync tlink tlclk tchblk tring tvdd tvss ttip rchbl k aclki bts rtip rring rvdd rvss xtal1 xtal2 int 1 int 2 c s r d (ds) a d7 a d6 a d5 a d4 a d3 a d2 a d1 a d0 tchclk 1 2 3 4 5 6 44 43 42 41 40 7 17 16 15 14 13 12 11 10 9 8 18 19 20 21 22 23 24 25 26 27 28 39 38 37 36 35 34 33 32 31 30 29 ds2151q plcc
ds2151q 2 of 60 table of contents 1 detailed d escription....................................................................................................4 1.1 i ntroduction ............................................................................................................................... .4 2 pin desc ription................................................................................................................ 6 2.1 ds2151q r egister m ap ............................................................................................................... 8 3 parallel port .................................................................................................................9 4 control re gisters ......................................................................................................10 4.1 l ocal l oopback ......................................................................................................................... 15 4.2 r emote l oopback ...................................................................................................................... 15 4.3 p ayload l oopback ..................................................................................................................... 15 4.4 f ramer l oopback ...................................................................................................................... 15 4.5 l oop c ode g eneration ............................................................................................................. 18 4.6 p ulse d ensity e nforcer ........................................................................................................... 18 4.7 p ower -u p s equence ................................................................................................................. 18 5 status and inform ation regis ters ......................................................................19 5.1 l oop u p /d own c ode d etection ................................................................................................ 23 6 error count registe rs.............................................................................................27 6.1 l ine c ode v iolation c ount r egister (lcvcr) ....................................................................... 27 6.2 p ath c ode v iolation c ount r egister (pcvcr)...................................................................... 28 6.3 m ultiframes o ut of s ync c ount r egister (moscr) ............................................................ 29 7 fdl/fs extraction and inse rtion ...........................................................................30 7.1 r eceive s ection ......................................................................................................................... 30 7.2 t ransmit s ection ....................................................................................................................... 31 8 signaling o peration...................................................................................................32 9 transmit transparency and idle re gisters ....................................................34 10 clock blocking registe rs....................................................................................36 11 elastic stores operation.....................................................................................37 11.1 r eceive s ide ............................................................................................................................ 37 11.2 t ransmit s ide .......................................................................................................................... 37 11.3 m inimum d elay s ynchronous sysclk m ode ....................................................................... 37 12 receive mark registe rs .........................................................................................38 13 line interfac e function s.......................................................................................39 13.1 r eceive c lock and d ata r ecovery ....................................................................................... 40 13.2 t ransmit w aveshaping and l ine d riving .............................................................................. 41 13.3 j itter a ttenuator .................................................................................................................. 42 14 timing di agrams .........................................................................................................46 15 dc character istics..................................................................................................52 16 ac character istics..................................................................................................53 17 package info rmation..............................................................................................60 17.1 44-p in plcc (56-g4003-001).................................................................................................. 60
ds2151q 3 of 60 list of figures figure 1-1. ds2151q block diagram .............................................................................................. ........... 5 figure 13-1. external analog connections....................................................................................... ........ 43 figure 13-2. jitter tolerance .................................................................................................. .................. 43 figure 13-3. transmit waveform template ........................................................................................ ...... 44 figure 13-4. jitter attenuation ................................................................................................ .................. 45 figure 14-1. receive side d4 timing............................................................................................ ........... 46 figure 14-2. receive side esf timing ........................................................................................... ......... 46 figure 14-3. receive side boundary timing with elastic store(s) disabled ............................................ 47 figure 14-4. 1.544mhz boundary timing with elastic store(s) enabled.................................................. 47 figure 14-5. 2.048mhz boundary timing with elastic store(s) enabled.................................................. 48 figure 14-6. transmit side d4 timing........................................................................................... ........... 48 figure 14-7. transmit side esf timing .......................................................................................... ......... 49 figure 14-8. transmit side boundary timing with elastic store(s) disabled ........................................... 50 figure 14-9. transmit data flow ................................................................................................ .............. 51 figure 16-1. intel bus read ac timing.......................................................................................... .......... 54 figure 16-2. intel bus write ac timing ......................................................................................... ........... 54 figure 16-3. motorola bus ac timing ............................................................................................ .......... 55 figure 16-4. receive side ac timing ............................................................................................ .......... 57 figure 16-5. transmit side ac timing ........................................................................................... .......... 59 list of tables table 4-1. output pin test modes............................................................................................... ............. 13 table 5-1. receive t1 level indication ......................................................................................... ........... 21 table 5-2. alarm set and clear criteria ........................................................................................ ........... 23 table 6-1. line code violation counting arrangements .......................................................................... 2 7 table 6-2. path code violation counting arrangements.......................................................................... 2 8 table 6-3. multiframes out of sync counting arrangements ................................................................... 29 table 13-1. source of rclk upon rcl............................................................................................ ....... 40 table 13-2. lbo select in licr ................................................................................................. .............. 41 table 13-3. transformer specifications......................................................................................... ........... 41 table 13-4. crystal selection guidelines ....................................................................................... .......... 42 table 15-1. recommended dc characteristics ..................................................................................... .. 52 table 15-2. capacitance ........................................................................................................ .................. 52 table 15-3. dc characteristics ................................................................................................. ............... 52 table 16-1. ac characteristics?parallel port ................................................................................... ...... 53 table 16-2. ac characteristics?receive side .................................................................................... .... 56 table 16-3. ac characteristics?transmit side ................................................................................... .... 58
ds2151q 4 of 60 1 detailed description the ds2151q t1 single-chip transceive r (sct) contains all th e necessary functions for connection to t1 lines whether they be ds-1 long haul or dsx-1 shor t haul. the clock recovery circuitry automatically adjusts to t1 lines from 0 feet to over 6000 feet in length. the de vice can generate both dsx-1 line build-outs as well as csu build-outs of -7.5db, -15db, and -22.5db. the on-board jitter attenuator (selectable to either 32 bits or 128 bits) can be placed in either the transmit or receive data paths. the framer locates the frame and multiframe boundaries and mo nitors the data stream for alarms. it is also used for extracting and inserting robbed-bit signaling data and fdl data. the devi ce contains a set of 64 8-bit internal registers that the user can access to control the operation of the unit. quick access via the parallel control port allows a single micro to handle many t1 lines . the device fully meet s all of the latest t1 specifications including ansi t1.403-199x, at&t tr 62411 (12-90), and itu g.703, g.704, g.706, g.823, and i.431. 1.1 introduction the analog ami waveform off of the t1 line is tran sformer coupled into the rring and rtip pins of the ds2151q. the device recovers clock and data from the analog signal and passes it through the jitter attenuation mux to the receive side framer where the di gital serial stream is anal yzed to locate the framing pattern. if needed, the receive side elastic store can be enabled in orde r to absorb the phase and frequency differences between the recovered t1 data stream and an asynchronous backplane clock which is provided at the sysclk input. the transmit side of the ds2151q is totally indepe ndent from the receive side in both the clock requirements and characteristics. data can be either provided directly to the tr ansmit formatter or via an elastic store. the transmit formatter will provide th e necessary data overhead for t1 transmission. once the data stream has been prepared for transmissi on, it is sent via the jit ter attenuation mux to the waveshaping and line driver functions. the ds2151q will drive the t1 line from the ttip and tring pins via a coupling transformer.
ds2151q 5 of 60 figure 1-1. ds2151q block diagram
ds2151q 6 of 60 2 pin description pin name type function 1?4, 41?44 ad4?ad7, ad0?ad3 i/o address/data bus. an 8-bit multiplexed address/data bus. 5 rd (ds) i active-low read input (data strobe) 6 cs i active-low chip select. must be low to read or write the port. 7 ale(as) i address latch enable (address strobe). a positive going edge serves to demultiplex the bus. 8 wr (r/ w ) i active-low write input (read/write) 9 rlink o receive link data. updated with either fdl data (esf) or fs bits (d4) or z bits (zbtsi) one rclk before the start of a frame. see section 14 for timing details. 10 rlclk o receive link clock. 4khz or 2khz (zbtsi) demand clock for the rlink output. see section 14 for timing details. 11 dvss ? digital signal ground. 0.0v. should be tied to local ground plane. 12 rclk o receive clock . recovered 1.544mhz clock. 13 rchclk o receive channel clock . 192khz clock that pulses high during the lsb of each channel. useful for parallel to serial conversion of channel data, locating robbed-bit signaling bits, and for blocking clocks in dds applications. see section 14 for timing details. 14 rser o receive serial data. received nrz serial data, updated on rising edges of rclk or sysclk. 15 rsync i/o receive sync. an extracted pulse, one rclk wide, is output at this pin, which identifies either frame (rcr2.4 = 0) or multiframe boundaries (rcr2.4 = 1). if set to output frame boundaries, then via rcr2.5, rsync can also be set to output double-wide pulses on signaling frames. if the elastic store is enabled via the ccr1.2, then this pin can be enabled to be an input via rcr2.3 at which a frame boundary pulse is applied. see section 14 for timing details. 16 rlos/lot c o receive loss of sync/loss of transmit clock. a dual function output. if ccr3.5 = 0, will toggle high when the synchronizer is searching for the t1 frame and multiframe; if ccr3.5 = 1, will toggle high if the tclk pin has not toggled for 5 s. 17 sysclk i system clock. 1.544mhz or 2.048mhz clock. only used when the elastic store functions are enabled via either ccr1.7 or ccr1.2. should be tied low in applications that do not use the elastic store. if tied high for more than 100 s, will force all output pins (including the parallel port) to tri- state. 18 rchblk o receive channel block. a user-programmable output that can be forced high or low during any of the 24 t1 channels. useful for blocking clocks to a serial uart or lapd controller in applications where not all t1 channels are used such as fractional t1, 384kbps service, 768kbps, or isdn-pri. also useful for locating individual channels in drop-and-insert applications. see section 14 for timing details. 19 aclki i alternate clock input. upon a receive carrier loss, the clock applied at this pin (normally 1.544mhz) will be routed to the rclk pin. if no clock is routed to this pin, then it should be tied to dvss via a 1k ? resistor.
ds2151q 7 of 60 pin name type function 20 bts i bus type select. strap high to select motorola bus timing; strap low to select intel bus timing. this pin controls the function of the rd (ds), ale(as), and wr (r/ w ) pins. if bts = 1, then these pins assume the function listed in parentheses. 21, 22 rtip, rring ? receive tip and ring. analog inputs for clock recovery circuitry; connects to a 1:1 transformer (see section 13 for details). 23 rvdd ? receive analog positive supply . 5.0v. should be tied to dvdd and tvdd pins. 24 rvss ? receive signal ground. 0v. should be tied to local ground plane. 25, 26 xtal1, xtal2 ? crystal connections. a pullable 6.176mhz crystal must be applied to these pins. see section 13 for crystal specifications. 27 int1 o receive alarm interrupt 1. flags host controller during alarm conditions defined in status register 1. active low, open drain output. 28 int2 o receive alarm interrupt 2. flags host controller during conditions defined in status register 2. active low, open drain output. 29 ttip ? transmit tip. analog line driver output; connects to a step-up transformer (see section 13 for details). 30 tvss ? transmit signal ground. 0v. should be tied to local ground plane. 31 tvdd ? transmit analog positive supply. 5.0v. should be tied to dvdd and rvdd pins. 32 tring ? transmit ring . analog line driver outputs; connects to a step-up transformer (see section 13 for details). 33 tchblk o transmit channel block . a user-programmable output that can be forced high or low during any of the 24 t1 channels. useful for blocking clocks to a serial uart or lapd controller in applications where not all t1 channels are used such as fractional t1, 384kbps service, 768kbps, or isdn-pri. also useful for locating individual channels in drop-and-insert applications. see section 14 for timing details. 34 tlclk o transmit link clock. 4khz or 2khz (zbtsi) demand clock for the tlink input. see section 14 for timing details. 35 tlink i transmit link data. if enabled via tcr1.2, this pin will be sampled during the f-bit time on the falling edge of tclk for data insertion into either the fdl stream (esf) or the fs bit positio n (d4) or the z-bit position (zbtsi). see section 14 for timing details. 36 tsync i/o transmit sync. a pulse at this pin will establish either frame or multiframe boundaries for the ds2151q. via tcr2.2, the ds2151q can be programmed to output either a frame or multiframe pulse at this pin. if this pin is set to output pulses at frame boundaries, it can also be set via tcr2.4 to output double-wide pulses at signaling frames. see section 14 for timing details. 37 dvdd ? digital positive supply. 5.0v. should be tied to rvdd and tvdd pins. 38 tclk i transmit clock. 1.544mhz primary clock. 39 tser i transmit serial data. transmit nrz serial data, sampled on the falling edge of tclk. 40 tchclk o transmit channel clock. 192khz clock that pulses high during the lsb of each channel. useful for parallel to serial conversion of channel data, locating robbed-bit signaling bits, and for blocking clocks in dds applications. see section 14 for timing details.
ds2151q 8 of 60 2.1 ds2151q register map address r/w register name address r/w register name 20 r/w status register 1 30 r/w common control register 3 21 r/w status register 2 31 r/w receive information register 2 22 r/w receive information register 1 32 r/w transmit channel blocking register 1 23 r line code violation count register 1 33 r/w transmit channel blocking register 2 24 r line code violation count register 2 34 r/w transmit channel blocking register 3 25 r path code violation count register 1 (note 1) 35 r/w transmit control register 1 26 r path code violation count register 2 36 r/w transmit control register 2 27 r multiframe out of sync count register 2 37 r/w common control register 1 28 r receive fdl register 38 r/w common control register 2 29 r/w receive fdl match register 1 39 r/w transmit transparency register 1 2a r/w receive fdl match register 2 3a r/w transmit transparency register 2 2b r/w receive control register 1 3b r/w transmit transparency register 3 2c r/w receive control register 2 3c r/w transmit idle register 1 2d r/w receive mark register 1 3d r/w transmit idle register 2 2e r/w receive mark register 2 3e r/w transmit idle register 3 2f r/w receive mark register 3 3f r/w transmit idle definition register 60 r receive signaling register 1 70 r/w transmit signaling register 1 61 r receive signaling register 2 71 r/w transmit signaling register 2 62 r receive signaling register 3 72 r/w transmit signaling register 3 63 r receive signaling register 4 73 r/w transmit signaling register 4 64 r receive signaling register 5 74 r/w transmit signaling register 5 65 r receive signaling register 6 75 r/w transmit signaling register 6 66 r receive signaling register 7 76 r/w transmit signaling register 7 67 r receive signaling register 8 77 r/w transmit signaling register 8 68 r receive signaling register 9 78 r/w transmit signaling register 9 69 r receive signaling register 10 79 r/w transmit signaling register 10 6a r receive signaling register 11 7a r/w transmit signaling register 11 6b r receive signaling register 12 7b r/w transmit signaling register 12 6c r/w receive channel blocking register 1 7c r/w line interface control register 6d r/w receive channel blocking register 2 7d r/w test register (note 2) 6e r/w receive channel blocking register 3 7e r/w transmit fdl register 6f r/w interrupt mask register 2 7f r/w interrupt mask register 1 note 1: address 25 also contains multiframe out of sync count register 1. note 2: the test register is used only by the factory; this register must be cleared (set to all 0s) on power-up initialization to ins ure proper operation.
ds2151q 9 of 60 3 parallel port the ds2151q is controlled via a multiplexed bidi rectional address/data bus by an external microcontroller or microprocessor. the ds2151q can operate with eith er intel or motorola bus timing configurations. if the bts pin is tied low, intel timi ng will be selected; if tied high, motorola timing will be selected. all motorola bus signals are listed in parentheses (). see the timing diagrams in section 14 for more details. the multiplexed bus on the ds2151q saves pins because the address information and data information share the same signal paths. the addre sses are presented to the pi ns in the first portion of the bus cycle and data will be transferred on the pins during second portion of the bus cycle. addresses must be valid prior to th e falling edge of ale (as), at which time the ds2151q latches the address from the ad0 to ad7 pins. valid write data must be presen t and held stable during th e later portion of the ds or wr pulses. in a read cycle, the ds2151q outputs a byte of data during the latter portion of the ds or rd pulses. the read cycle is terminated and the bus returns to a high impedance state as rd transitions high in intel timing or as ds transitions low in motorola timing. the ds2151q can also be easily connected to nonmultiplexed buses. refer to the separate application note for a detailed discussion of this topic.
ds2151q 10 of 60 4 control registers the operation of the ds2151q is confi gured via a set of eight registers. typically, the control registers are only accessed when the system is first power ed up. once the ds2151q has been initialized, the control registers will only need to be accessed when th ere is a change in the system configuration. there are two receive control registers (rcr1 and rcr2 ), two transmit control registers (tcr1 and tcr2), a line interface control register (li cr), and three common cont rol registers (ccr1, ccr2, and ccr3). seven of the eight registers are desc ribed below. the licr is described in section 13 . rcr1: receive control regi ster 1 (address = 2b hex) (msb) (lsb) lcvcrf arc oof1 oof2 syncc synct synce resync symbol position name and description lcvcrf rcr1.7 line code violation count register function select . 0 = do not count excessive 0s 1 = count excessive 0s arc rcr1.6 auto resync criteria . 0 = resync on oof or rcl event 1 = resync on oof only oof1 rcr1.5 out of frame select 1 . 0 = 2/4 frame bits in error 1 = 2/5 frame bits in error oof2 rcr1.4 out of frame select 2 . 0 = follow rcr1.5 1 = 2/6 frame bits in error syncc rcr1.3 sync criteria. in d4 framing mode 0 = search for ft pattern, then search for fs pattern 1 = cross couple ft and fs pattern in esf framing mode 0 = search for fps pattern only 1 = search for fps and verify with crc6 synct rcr1.2 sync time . 0 = qualify 10 bits 1 = qualify 24 bits synce rcr1.1 sync enable . 0 = auto resync enabled 1 = auto resync disabled resync rcr1.0 resync . when toggled from low to high, a resynchronization of the receive side framer is initiated. must be cleared and set again for a subsequent resync.
ds2151q 11 of 60 rcr2: receive control regi ster 2 (address = 2c hex) (msb) (lsb) rcs rzbtsi rsdw rsm rsio rd4ym fsbe moscrf symbol position name and description rcs rcr2.7 receive code select . 0 = idle code (7f hex) 1 = digital milliwatt code (1e/ 0b/0b/1e/9e/8b/8b/9e hex) rzbtsi rcr2.6 receive side zbtsi enable . 0 = zbtsi disabled 1 = zbtsi enabled rsdw rcr2.5 rsync double-wide . 0 = do not pulse double-wide in signaling frames 1 = do pulse double-wide in signa ling frames (note: this bit must be set to 0 when rcr2.4 = 1 or when rcr2.3 = 1.) rsm rcr2.4 rsync mode select . 0 = frame mode (see the timing in section 14 ) 1 = multiframe mode (see the timing in section 14 ) rsio rcr2.3 rsync i/o select . 0 = rsync is an output 1 = rsync is an input (only valid if elastic store enabled) (note: this bit must be set to 0 when ccr1.2 = 0.) rd4ym rcr2.2 receive side d4 yellow alarm select . 0 = 0s in bit 2 of all channels 1 = a 1 in the s-bit position of frame 12 fsbe rcr2.1 pcvcr fs bit error report enable . 0 = do not report bit errors in fs bit position; only ft bit position 1 = report bit errors in fs bit pos ition as well as ft bit position moscrf rcr2.0 multiframe out of sync count register function select . 0 = count errors in the framing bit position 1 = count the number of multiframes out of sync
ds2151q 12 of 60 tcr1: transmit control register 1 (address = 35 hex) (msb) (lsb) lotcmc tfpt tcpt rbse gb7s tlink tbl tyel symbol position name and description lotcmc tcr1.7 loss of transmit clock mux control . determines whether the transmit side formatter shoul d switch to the ever present rclk if the tclk input s hould fail to transition ( figure 1-1 ). 0 = do not switch to rclk if tclk stops 1 = switch to rclk if tclk stops tfpt tcr1.6 transmit framing pass through . (see note below.) 0 = ft or fps bits sourced internally 1 = ft or fps bits sampled at tser during f-bit time tcpt tcr1.5 transmit crc pass through . (see note below.) 0 = source crc6 bits internally 1 = crc6 bits sampled at tser during f-bit time rbse tcr1.4 robbed-bit signaling enable . (see note below.) 0 = no signaling is inse rted in any channel 1 = signaling is inserted in all channels (the ttr registers can be used to block insertion on a channel by channel basis) gb7s tcr1.3 global bit 7 stuffing . (see note below.) 0 = allow the ttr registers to determine which channels containing all 0s are to be bit 7 stuffed 1 = force bit 7 stuffing in all 0 byte channels regardless of how the ttr registers are programmed tlink tcr1.2 tlink select . (see note below.) 0 = source fdl or fs bits from tfdl register 1 = source fdl or fs bits from the tlink pin tbl tcr1.1 transmit blue alarm . (see note below.) 0 = transmit data normally 1 = transmit an unframed all 1s code at tpos and tneg tyel tcr1.0 transmit yellow alarm . (see note below.) 0 = do not transmit yellow alarm 1 = transmit yellow alarm note: for a detailed description of how the bits in tcr1 affect the transmit side formatter of the ds2151q, see figure 14-9 .
ds2151q 13 of 60 tcr2: transmit control register 2 (address = 36 hex) (msb) (lsb) test1 test0 tzbtsi tsdw tsm tsio td4ym b7zs symbol position name and description test1 tcr2.7 test mode bit 1 for output pins . see table 4-1 . test0 tcr2.6 test mode bit 0 for output pins . see table 4-1 . tzbtsi tcr2.5 transmit side zbtsi enable . 0 = zbtsi disabled 1 = zbtsi enabled tsdw tcr2.4 tsync double-wide. (note: this bit must be set to 0 when tcr2.3 = 1 or when tcr2.2 = 0.) 0 = do not pulse double-wide in signaling frames 1 = do pulse double-wide in signaling frames tsm tcr2.3 tsync mode select. 0 = frame mode (see the timing in section 14 ) 1 = multiframe mode (see the timing in section 14 ) tsio tcr2.2 tsync i/o select . 0 = tsync is an input 1 = tsync is an output td4ym tcr2.1 transmit side d4 yellow alarm select . 0 = 0s in bit 2 of all channels 1 = 1 in the s-bit pos ition of frame 12 b7zs xtcr2.0 bit 7 zero suppression enable. 0 = no stuffing occurs 1 = bit 7 force to a 1 in channels with all 0s table 4-1. output pin test modes test1 test0 effect on output pins 0 0 operate normally 0 1 force all output pins tri-state (incl uding all i/o pins and parallel port pins) 1 0 force all output pins low (including all i/o pins except parallel port pins) 1 1 force all output pins high (including all i/o pins except pa rallel port pins)
ds2151q 14 of 60 ccr1: common control regi ster 1 (address = 37 hex) (msb) (lsb) tese llb rsao rlb sclkm rese plb flb symbol position name and description tese ccr1.7 transmit elastic store enable . 0 = elastic store is bypassed 1 = elastic store is enabled llb ccr1.6 local loopback . 0 = loopback disabled 1 = loopback enabled rsao ccr1.5 receive signaling all 1s. 0 = allow robbed signaling b its to appear at rser 1 = force all robbed signali ng bits at rser to 1 rlb ccr1.4 remote loopback. 0 = loopback disabled 1 = loopback enabled sclkm ccr1.3 sysclk mode select. 0 = if sysclk is 1.544mhz 1 = if sysclk is 2.048mhz rese ccr1.2 receive elastic store enable . 0 = elastic store is bypassed 1 = elastic store is enabled plb ccr1.1 payload loopback . 0 = loopback disabled 1 = loopback enabled flb ccr1.0 framer loopback . 0 = loopback disabled 1 = loopback enabled
ds2151q 15 of 60 4.1 local loopback when ccr1.6 is set to a 1, the ds2151q will be forced into local loopback (l lb). in this loopback, data will continue to be transmitted as normal through the transmit side of the sc t. data being received at rtip and rring will be replaced with the data being transmitted. data in this loopback will pass through the jitter attenuator and the jitter attenuator should be program med to be in the transmit path. llb is primarily used in debug and test applications. see figure 1-1 for more details. 4.2 remote loopback when ccr1.4 is set to a 1, the ds2151q will be forced into remote loopback (rlb). in this loopback, data recovered off the t1 line from the rtip and rring pins will be transmitted back onto the t1 line (with any bpvs that might have occurred intact) vi a the ttip and tring pins. data will continue to pass through the receive side of th e ds2151q as it would normally and th e data at the tser input will be ignored. data in this loopback will pass through the ji tter attenuator. rlb is used to place the ds2151q into ?line? loopback, which is a requirem ent of both ansi t1.403 and at&t tr62411. see figure 1-1 for more details. 4.3 payload loopback when ccr1.1 is set to a 1, the ds2151q will be forced into payload loopback (plb). normally, this loopback is only enabled when esf framing is being performed. in a plb situation, the ds2151q will loop the 192 bits of payload data (with bpvs corrected) from the receiv e section back to the transmit section. the fps framing pattern, crc6 calculation, and the fdl bits are not looped back, they are reinserted by the ds2151q. when plb is enabled, the following will occur: 1) data will be transmitted from the ttip a nd tring pins synchronous with rclk instead of tclk. 2) all the receive side signals wi ll continue to operate normally. 3) the tchclk and tchblk signals are forced low. 4) data at the tser pin is ignored. 5) the tlclk signal will become sync hronous with rclk instead of tclk. 4.4 framer loopback when ccr1.0 is set to a 1, the ds2151q will enter a framer loopback (flb) mode. this loopback is useful in testing and debugging applications. in flb, the ds2151q will loop data from the transmit side back to the receive side. when flb is enabled, the following will occur: 1) unless the rlb is active, an unframed all 1s code will be transmitted at ttip and tring. 2) data off the t1 line at rtip and rring will be ignored. 3) the rclk output will be replaced with the tclk input.
ds2151q 16 of 60 ccr2: common control regi ster 2 (address = 38 hex) (msb) (lsb) tfm tb8zs tslc96 tfdl rfm rb8zs rslc96 rfdl symbol position name and description tfm ccr2.7 transmit frame mode select . 0 = d4 framing mode 1 = esf framing mode tb8zs ccr2.6 transmit b8zs enable . 0 = b8zs disabled 1 = b8zs enabled tslc96 ccr2.5 transmit slc-96/fs bit loading enable . 0 = slc-96/fs bit loading disabled 1 = slc-96/fs bit loading enabled tfdl ccr2.4 transmit fdl 0 stuffer enable . 0 = 0 stuffer disabled 1 = 0 stuffer enabled rfm ccr2.3 receive frame mode select . 0 = d4 framing mode 1 = esf framing mode rb8zs ccr2.2 receive b8zs enable . 0 = b8zs disabled 1 = b8zs enabled rslc96 ccr2.1 receive slc-96 enable . 0 = slc-96 disabled 1 = slc-96 enabled rfdl ccr2.0 receive fdl 0 destuffer enable . 0 = 0 destuffer disabled 1 = 0 destuffer enabled
ds2151q 17 of 60 ccr3: common control regi ster 3 (address = 30 hex) (msb) (lsb) esmdm esr p16f rsms pde tld tlu lirst symbol position name and description esmdm ccr3.7 elastic store minimum delay mode. see section 11 for details. 0=elastic stores operate at full two-frame depth 1=elastic stores opera te at 32-bit depth esr ccr3.6 elastic store reset. setting this bit from a 0 to a 1 will force the elastic stores to a known depth. should be toggled after sysclk has been applied and is stable. must be cleared and set again for a subsequent reset. p16f ccr3.5 function of pin 16 . 0 = receive loss of sync (rlos). 1 = loss of transmit clock (lotc). rsms ccr3.4 rsync multiframe skip control. useful in framing format conversions from d4 to esf. 0 = rsync will output a pulse at every multiframe 1 = rsync will output a pulse at every other multiframe note: for this bit to have any affect, the rsync must be set to output multiframe pulses (rcr2.4 = 1 and rcr2.3 = 0) and the receive elastic store must be bypassed. (ccr1.2 = 0). pde ccr3.3 pulse density enforcer enable. 0 = disable transmit pulse density enforcer 1 = enable transmit pulse density enforcer tld ccr3.2 transmit loop down code (001) . 0 = transmit data normally 1 = replace normal transmitted data with loop down code tlu ccr3.1 transmit loop up code (00001) . 0 = transmit data normally 1 = replace normal transmitted data with loop up code lirst ccr3.0 line interface reset. setting this bit from a 0 to a one will initiate an internal reset that affects the slicer, agc, clock recovery state machine and jitter attenuator. normally this bit is only toggled on power-up. must be cleared and set again for a subsequent reset.
ds2151q 18 of 60 4.5 loop code generation when either the ccr3.1 or ccr3.2 bits are set to 1, the ds2151q will replace the normal transmitted payload with either the loop up or loop down code, respectivel y. the ds2151q will overwrite the repeating loop code pattern with the framing bits. th e sct will continue to transmit the loop codes as long as either bit is set. it is an illegal state to have both ccr3.1 and ccr3.2 set to 1 at the same time. 4.6 pulse density enforcer the sct always examines both the transmit and receive data streams for violati ons of the following rules which are required by ansi t1.403-199x: ? no more than 15 consecutive 0s ? at least n 1s in each and every time window of 8 x (n +1) bits where n = 1 through 23 violations for the transmit and receive data st reams are reported in the rir2.0 and rir2.1 bits respectively. when the ccr3.3 is set to 1, the ds2151q will force th e transmitted stream to meet this requirement no matter the content of the transmitte d stream. when running b8zs, the ccr3.3 bit should be set to 0, since b8zs encoded data streams cannot violate the pulse density requirements. 4.7 power-up sequence on power-up, after the supplies are st able, the ds2151q should be confi gured for operation by writing to all of the internal registers (this includes setting the test register to 00hex) since the contents of the internal registers cannot be predicted on power-up. next , the lirst bit should be toggled from 0 to 1 to reset the line interface (it will take the ds2151q about 40ms to recover from the lirst being toggled). finally, after the sysclk i nput is stable, the esr bit should be toggl ed from a 0 to a 1 (this step can be skipped if the elastic stores are disabled).
ds2151q 19 of 60 5 status and information registers there is a set of four registers th at contain information on the current real time status of the ds2151q: status register 1 (sr1), status register 2 (sr2), receive information register 1 (rir1), and receive information register 2 (rir2). when a particular event has occurred (or is occurring), the appropriate bit in one of these four registers will be set to a 1. all of the bits in these registers operate in a latched fashion. this means that if an event occurs and a bit is set to a 1 in any of the registers, it will remain set until the user reads that bit. the bit will be cleared when it is read and it will not be set again until the event has occurred again or if th e alarm(s) is still present. the user will always precede a read of these register s with a write. the byte written to the register will inform the ds2151q which bits the user wishes to r ead and have cleared. the user will write a byte to one of these four registers, with a 1 in the bit positions he or she wishes to read and a 0 in the bit positions he or she does not wish to obtain the latest information on. when a 1 is written to a bit location, the read register will be updated with current value and the previous value will be cleared. when a 0 is written to a bit position, the read register will not be updated and the previous va lue will be held. a wr ite to the status and information registers will be immediately followed by a read of the same register. the read result should be logically anded with the mask byte that was just written and this value should be written back into the same register to ensure that the bit does i ndeed clear. this second write is necessary because the alarms and events in the status re gisters occur asynchronousl y in respect to their access via the parallel port. the write-read-write scheme is unique to the four status registers a nd it allows an external microcontroller or microprocessor to i ndividually poll certain bits without disturbing the other bits in the register. this operation is key in controlling the ds2151q with higher-order software languages. the sr1 and sr2 registers have the unique abilit y to initiate a hardware interrupt via the int1 and int2 pins, respectively. each of the alarms and events in the sr1 and sr2 can be either masked or unmasked from the interrupt pins via the in terrupt mask register 1 (imr1) and interrupt mask register 2 (imr2) respectively.
ds2151q 20 of 60 rir1: receive information re gister 1 (address = 22 hex) (msb) (lsb) cofa 8zd 16zd resf rese sefe b8zs fbe symbol position name and description cofa rir1.7 change of frame alignment. set when the last resync resulted in a change of frame or multiframe alignment. 8zd rir1.6 eight 0 detect. set when a string of eight consecutive 0s have been received at rpos and rneg. 16zd rir1.5 sixteen 0 detect. set when a string of 16 consecutive 0s have been received at rpos and rneg. resf rir1.4 receive elastic store full. set when the receive elastic store buffer fills and a frame is deleted. rese rir1.3 receive elastic store empty. set when the receive elastic store buffer empties and a frame is repeated. sefe rir1.2 severely errored framing event. set when 2 out of 6 framing bits (ft or fps) are received in error. b8zs rir1.1 b8zs codeword detect. set when a b8zs codeword is detected at rpos and rneg i ndependent of whether the b8zs mode is selected or not via ccr2.6. fbe rir1.0 frame bit error. set when a ft (d4) or fps (esf) framing bit is received in error.
ds2151q 21 of 60 rir2: receive information re gister 2 (address = 31 hex) (msb) (lsb) rl1 rl0 tesf tese tslip jalt rpdv tpdv symbol position name and description rl1 rir2.7 receive level bit 1. see table 5-1 . rl0 rir2.6 receive level bit 0. see table 5-1 . tesf rir2.5 transmit elastic store full. set when the transmit elastic store buffer fills and a frame is deleted. tese rir2.4 transmit elastic store empty. set when the transmit elastic store buffer empties and a frame is repeated. tslip rir2.3 transmit elastic store slip occurrence. set when the transmit elastic store has either repeated or deleted a frame. jalt rir2.2 jitter attenuator limit trip. set when the jitter attenuator fifo reaches to within 4 bits of its limit; useful for debugging jitter attenuation operation. rpdv rir2.1 receive pulse density violation. set when the receive data stream does not meet the ansi t1.403 requirements for pulse density. tpdv rir2.0 transmit pulse density violation. set when the transmit data stream does not meet the ansi t1.403 requirements for pulse density. table 5-1. receive t1 level indication rl1 rl0 typical level received (db) 0 0 +2 to -7.5 0 1 -7.5 to -15 1 0 -15 to -22.5 1 1 less than -22.5
ds2151q 22 of 60 sr1: status register 1 (address = 20 hex) (msb) (lsb) lup ldn lotc rslip rbl ryel rcl rlos symbol position name and description lup sr1.7 loop up code detected . set when the repeating ...00001... loop up code is being received. ldn sr1.6 loop down code detected . set when the repeating ...001... loop down code is being received. lotc sr1.5 loss of transmit clock . set when the tclk pin has not transitioned for one channel time (or 5.2 s). will force pin 16 high if enabled via ccr1.6. based on rclk. rslip sr1.4 receive elastic store slip occurrence . set when the receive elastic store has either rep eated or deleted a frame. rbl sr1.3 receive blue alarm . set when a blue alarm is received at rtip and rring. see note below. ryel sr1.2 receive yellow alarm . set when a yellow alarm is received at rtip and rring. rcl sr1.1 receive carrier loss . set when 192 consecutive 0s have been detected at rtip and rring. rlos sr1.0 receive loss of sync . set when the device is not synchronized to the receive t1 stream.
ds2151q 23 of 60 table 5-2. alarm set and clear criteria alarm set criteria clear criteria blue alarm (ais) (see note below) when over a 3ms window, five or less 0s are received when over a 3ms window, six or more 0s are received yellow alarm 1. d4 bit 2 mode (rcr2.2=0) 2. d4 12 th f-bit mode (rcr2.2=1; this mode is also referred to as the ?japanese yellow alarm?) 3. esf mode when bit 2 of 256 consecutive channels is set to 0 for at least 254 occurrences when the 12 th framing bit is set to 1 for two consecutive occurrences when 16 consecutive patterns of 00ff hex appear in the fdl when bit 2 of 256 consecutive channels is set to 0 for less than 254 occurrences when the 12 th framing bit is set to 0 for two consecutive occurrences when 14 or less patterns of 00ff hex out of 16 possible appear in the fdl red alarm (rcl) (this alarm is also referred to as loss of signal) when 192 consecutive 0s are received when 14 or more 1s out of 112 possible bit positions are received starting with the first 1 received note: the definition of blue alarm (or alarm indication signal) is an unframed all-ones signal. blue alarm detectors should be able to operate properly in the presence of a 10-3 error rate and they should not falsely trigger on a framed all-ones signa l. the blue alarm criteria in the ds2151q has been set to achieve this performance. it is recommended that the rbl bit be qualified with the rlos status bit in detecting a blue alarm. 5.1 loop up/down code detection bits sr1.7 and sr1.6 will indicate when either the standard loop up or loop down codes are being received by the ds2151q. when a loop up code has been received for 5 seconds, the cpe is expected to loop the recovered data (without co rrecting bpvs) back to the source. the loop down code indicates that the loopback should be di scontinued. see the at&t publication tr 62411 for more details. the ds2151q will detect the loop up/down codes in both fr amed and unframed circum stances with bit error rates as high as 10**-2. the loop code detector has a nominal integration peri od of 48ms. hence, after about 48ms of receiving either code, the proper status b it will be set to a 1. afte r this initial indication, it is recommended that the software poll the ds2151q every 100ms to 500ms until 5 seconds have elapsed to insure that the code is continuously presen t. once 5 seconds have passed, the ds2151q should be taken into or out of loopback via th e remote loopback (rlb) bit in ccr1.
ds2151q 24 of 60 sr2: status register 2 (address = 21 hex) (msb) (lsb) rmf tmf sec rfdl tfdl rmtch raf - symbol position name and description rmf sr2.7 receive multiframe . set on receive multiframe boundaries. tmf sr2.6 transmit multiframe . set on transmit multiframe boundaries. sec sr2.5 one second timer . set on increments of 1 second based on rclk; will be set in increments of 999ms, 999ms, and 1002ms every 3 seconds. rfdl sr2.4 receive fdl buffer full . set when the receive fdl buffer (rfdl) fills to capacity (8 bits). tfdl sr2.3 transmit fdl buffer empty . set when the transmit fdl buffer (tfdl) empties. rmtch sr2.2 receive fdl match occurrence . set when the rfdl matches either rfdlm1 or rfdlm2. raf sr2.1 receive fdl abort . set when eight consecutive ones are received in the fdl. ? sr2.0 not assigned . should be set to 0 when written.
ds2151q 25 of 60 imr1: interrupt mask register 1 (address = 7f hex) (msb) (lsb) lup ldn lotc slip rbl ryel rcl rlos symbol position name and description lup imr1.7 loop up code detected . 0 = interrupt masked 1 = interrupt enabled ldn imr1.6 loop down code detected . 0 = interrupt masked 1 = interrupt enabled lotc imr1.5 loss of transmit clock . 0 = interrupt masked 1 = interrupt enabled slip imr1.4 elastic store slip occurrence . 0 = interrupt masked 1 = interrupt enabled rbl imr1.3 receive blue alarm . 0 = interrupt masked 1 = interrupt enabled ryel imr1.2 receive yellow alarm . 0 = interrupt masked 1 = interrupt enabled rcl imr1.1 receive carrier loss . 0 = interrupt masked 1 = interrupt enabled rlos imr1.0 receive loss of sync . 0 = interrupt masked 1 = interrupt enabled
ds2151q 26 of 60 imr2: interrupt mask register 2 (address = 6f hex) (msb) (lsb) rmf tmf sec rfdl tfdl rmtch raf ? symbol position name and description rmf imr2.7 receive multiframe . 0 = interrupt masked 1 = interrupt enabled tmf imr2.6 transmit multiframe . 0 = interrupt masked 1 = interrupt enabled sec imr2.5 one-second timer . 0 = interrupt masked 1 = interrupt enabled rfdl imr2.4 receive fdl buffer full . 0 = interrupt masked 1 = interrupt enabled tfdl imr2.3 transmit fdl buffer empty . 0 = interrupt masked 1 = interrupt enabled rmtch imr2.2 receive fdl match occurrence . 0 = interrupt masked 1 = interrupt enabled raf imr2.1 receive fdl abort . 0 = interrupt masked 1 = interrupt enabled ? imr2.0 not assigned. should be set to 0 when written to.
ds2151q 27 of 60 6 error count registers there are a set of three counters in the ds2151q that record bipolar violat ions, excessive 0s, errors in the crc6 codewords, framing bit errors, and number of multiframes that the device is out of receive synchronization. each of these th ree counters are automatically updated on one second boundaries as determined by the one second timer in status re gister 2 (sr2.5). hence, these registers contain performance data from the previous second. the user can use the interrupt from the 1-second timer to determine when to read these register s. the user has a full second to r ead the counters befo re the data is lost. all three counters will saturate at their respective maximum counts and they will not rollover (note: only the line code violation count re gister has the potential to overflow). 6.1 line code violation count register (lcvcr) line code violation count register 1 (lcvcr1) is the most signifi cant word and lcvcr2 is the least significant word of a 16-bit counter that records c ode violations (cvs). cv s are defined as bipolar violations (bpvs) or excessive 0s. see table 6-1 for details of exactly what the lcvcrs count. if the b8zs mode is set for the receive side via ccr2.2, then b8zs codeword s are not counted. this counter is always enabled; it is not disa bled during receive loss of sync hronization (rlos = 1) conditions. lcvcr1: line code violation coun t register 1 (address = 23 hex) lcvcr2: line code violation coun t register 2 (address = 24 hex) (msb) (lsb) lcv15 lcv14 lcv13 lcv12 lcv 11 lcv10 lcv9 lcv8 lcvcr1 lcv7 lcv6 lcv5 lcv4 lcv3 lcv2 lcv1 lcv0 lcvcr2 symbol position name and description lcv15 lcvcr1.7 msb of the 16- bit code violation count lcv0 lcvcr2.0 lsb of the 16- bit code violation count table 6-1. line code viol ation counting arrangements count excessive 0s? (rcr1.7) b8zs enabled? (ccr2.2) what is counted in the lcvcrs no no bpvs yes no bpvs + 16 consecutive 0s no yes bpvs (b8zs codewords not counted) yes yes bpvs + 8 consecutive 0s
ds2151q 28 of 60 6.2 path code violation count register (pcvcr) when the receive side of the ds2151q is set to op erate in the esf framing mode (ccr2.3 = 1), pcvcr will automatically be set as a 12-bit counter that will record errors in the crc6 codewords. when set to operate in the d4 framing mode (ccr2.3 = 0), pcvcr will automatically count errors in the ft framing bit position. via the rcr2.1 bit, the ds2151q can be progr ammed to also report errors in the fs framing bit position. the pcvcr will be disa bled during receive loss of sync hronization (rlos = 1) conditions. see table 6-2 for a detailed description of exact ly what errors the pcvcr counts. pcvcr1: path violation count register 1 (address = 25 hex) pcvcr2: path violation coun t register 2 (address = 26 hex) (msb) (lsb) (note 1) (note 1) (note 1) (note 1) crc/fb11 crc/fb10 crc/fb9 crc/fb8 pcvcr1 crc/fb7 crc/fb6 crc/fb5 crc/fb4 crc/fb3 crc/fb2 crc/fb1 crc/fb0 pcvcr2 symbol position name and description crc/fb11 pcvcr1.3 msb of the 12-bit crc6 error or frame bit error count (note 2) crc/fb0 pcvcr2.0 lsb of the 12-bit crc6 error or frame bit error count (note 2) note 1: the upper nibble of the counter at address 25 is used by the multiframes out of sync count register. note 2: pcvcr counts either errors in crc codewords (in the esf frami ng mode; ccr2.3 = 1) or errors in the framing bit position (in th e d4 framing mode; ccr2.3 = 0). table 6-2. path code viol ation counting arrangements framing mode (ccr2.3) count fs errors? (rcr2.1) what is counted in the pcvcrs d4 no errors in the ft pattern d4 yes errors in both the ft and fs patterns esf don?t care errors in the crc6 codewords
ds2151q 29 of 60 6.3 multiframes out of sync count register (moscr) normally the moscr is used to count the number of multiframes that the receive synchronizer is out of sync (rcr2.0 = 1). this number is useful in esf app lications needing to measur e the parameters loss of frame count (lofc) and esf error events as described in at&t publication tr54016. when the moscr is operated in this mode, it is not disabled during receive loss of synchronization (rlos = 1) conditions. the moscr has alternate operating mode whereby it will c ount either errors in the ft framing pattern (in the d4 mode) or errors in the fps framing patte rn (in the esf mode). when the moscr is operated in this mode, it is disabled during receive loss of synchronization (rlos = 1) conditions. see table 6-3 for a detailed description of what the moscr is capable of counting. moscr1: multiframes ou t of sync count regist er 1 (address = 25 hex) moscr2: multiframes ou t of sync count regist er 2 (address = 27 hex) (msb) (lsb) mos/fb11 mos/fb10 mos/fb9 mos/fb8 (note 1) (note 1) (note 1) (note 1) moscr1 mos/fb7 mos/fb6 mos/fb5 mos/fb4 mos/fb3 mos/fb2 mos/fb1 mos/fb0 moscr2 symbol position name and description mos/fb11 moscr1.7 msb of the 12-b it multiframes out of sync or f-bit error count (note 2) mos/fb0 moscr2.0 lsb of the 12-bit mult iframes out of sync or f-bit error count (note 2) note 1: the lower nibble of the counter at address 25 is used by the path code violation count register. note 2: moscr counts either errors in framing bit position (rcr2.0 = 0) or the number of multiframes out of sync (rcr2.0 = 1). table 6-3. multiframes out of sync counting arrangements framing mode (ccr2.3) count mos or f-bit errors? (rcr2.0) what is counted in the moscrs d4 mos number of multiframes out of sync d4 f-bit errors in the ft pattern esf mos number of multiframes out of sync esf f-bit errors in the fps pattern
ds2151q 30 of 60 7 fdl/fs extraction and insertion the ds2151q can extract/insert data from/into the fa cility data link (fdl) in the esf framing mode and from/into fs bit position in the d4 framing m ode. since slc-96 utilizes the fs bit position, this capability can also be used in slc-96 applications. the operation of the receive and transmit sections will be discussed separately. 7.1 receive section in the receive section, the recovered fdl bits or fs bits are sh ifted bit-by-bit into the receive fdl register (rfdl). since the rfdl is 8 bits in length, it will fill up every 2ms (8 times 250 s). the ds2151q will signal an external microcont roller that the buffer has filled via the sr2.4 bit. if enabled via imr2.4, the int2 pin will toggle low indicating that the buffer has filled and needs to be read. the user has 2ms to read this data before it is lost. if the byte in the rfdl matches ei ther of the bytes programmed into the rfdlm1 or rfdlm2 registers, th en the sr2.2 bit will be set to a 1 and the int2 pin will be toggled low if enabled via imr2.2. this feature allows an external microcontroller to ignore the fdl or fs pattern until an important event occurs. the ds2151q also contains a 0 destuffer that is c ontrolled via the ccr2.0 bit. in both ansi t1.403 and tr54016, communications on the fdl follows a subset of a lapd protocol. the lapd protocol states that no more than five 1s should be transmitted in a row so that the data does not resemble an opening or closing flag (01111110) or an abort signal (11111111). if enabled via ccr2.0, the ds2151q will automatically look for five 1s in a row, followed by a 0. if it finds such a pattern, it will automatically remove the 0. if the 0 destuffer sees six or more 1s in a row followed by a 0, the 0 is not removed. the ccr2.0 bit should always be set to a 1 when the ds2151q is extracting the fdl. more on how to use the ds2151q in fdl and slc-96 applications is covered in a separate application note. also, contact the factory for c code software that impl ements both ansi t1.403 and at&t tr54016. rfdl: receive fdl register (address = 28 hex) (msb) (lsb) rfdl7 rfdl6 rfdl5 rfdl4 rfdl3 rfdl2 rfdl1 rfdl0 symbol position name and description rfdl7 rfdl.7 msb of the received fdl code rfdl0 rfdl.0 lsb of the received fdl code the receive fdl register (rfdl) reports the inco ming facility data link (fdl) or the incoming fs bits. the lsb is received first.
ds2151q 31 of 60 rfdlm1: receive fdl match re gister 1 (address = 29 hex) rfdlm2: receive fdl match re gister 2 (address = 2a hex) (msb) (lsb) rfdl7 rfdl6 rfdl5 rfdl4 rfdl3 rfdl2 rfdl1 rfdl0 symbol position name and description rfdl7 rfdl.7 msb of the fdl match code rfdl0 rfdl.0 lsb of the fdl match code when the byte in the receive fdl register matche s either of the two receive fdl match registers (rfdlm1/rfdlm2), sr2.2 will be set to a 1 and the int2 will go active if enabled via imr2.2. 7.2 transmit section the transmit section will shift out into the t1 data stream, either the fdl (in the esf framing mode) or the fs bits (in the d4 framing mode) contained in the transmit fdl register (tfdl). when a new value is written to the tfdl, it will be multiplexed serially (lsb first) into the pr oper position in the outgoing t1 data stream. after the full 8 bits have been shifted out, the ds 2151q will signal the host microcontroller that the buffer is em pty and that more data is needed by setting the sr2.3 bit to a 1. the int2 will also toggle low if enabled via imr2.3. the user has 2ms to update the tfdl with a new value. if the tfdl is not updated, the old value in the tfdl will be transmitted once again. the ds2151q also contains a 0 stuffer that is c ontrolled via the ccr2.4 bit. in both ansi t1.403 and tr54016, communications on the fdl follows a subset of a lapd protocol. the lapd protocol states that no more than five 1s should be transmitted in a row so that the data does not resemble an opening or closing flag (01111110) or an abort signal (11111111). if enabled via ccr2.4, the ds2151q will automatically look for five 1s in a row. if it finds su ch a pattern, it will automatically insert a 0 after the five 1s. the ccr2.4 bit should always be set to a 1 when the ds2151q is inse rting the fdl. more on how to use the ds2151q in fdl and slc-96 applicati ons is covered in a sepa rate application note. tfdl: transmit fdl register (address = 7e hex) (msb) (lsb) tfdl7 tfdl6 tfdl5 tfdl4 tfdl3 tfdl2 tfdl1 tfdl0 symbol position name and description tfdl7 tfdl.7 msb of the fdl code to be transmitted tfdl0 tfdl.0 lsb of the fdl code to be transmitted the transmit fdl register (tfdl) contains the faci lity data link (fdl) information that is to be inserted on a byte basis into the ou tgoing t1 data stream in esf mode. the lsb is transmitted first. in d4 operation the tfdl can be the source of the fs pattern. in this case a 1ch is written to the tfdl register.
ds2151q 32 of 60 8 signaling operation the robbed-bit signaling bits embedded in the t1 str eam can be extracted from the receive stream and inserted into the transmit stream by the ds2151q. there is a set of 12 re gisters for the receive side (rs1 to rs12) and 12 registers on the tran smit side (ts1 to ts12). the signali ng registers are detailed below. the ccr1.5 bit is used to control the robbed signaling bi ts as they appear at rser. if ccr1.5 is set to 0, then the robbed signaling bits will appear at rser in their proper position as they are received. if ccr1.5 is set to a 1, then the robbed signaling bi t positions will be forced to a 1 at rser. rs1 to rs12: receive si gnaling registers (address = 60 to 6b hex) (msb) (lsb) a(8) a(7) a(6) a(5) a(4) a(3) a(2) a(1) rs1 (60) a(16) a(15) a(14) a(13) a(12) a(11) a(10) a(9) rs2 (61) a(24) a(23) a(22) a(21) a(20) a(19) a(18) a(17) rs3 (62) b(8) b(7) b(6) b(5) b(4) b(3) b(2) b(1) rs4 (63) b(16) b(15) b(14) b(13) b(12) b(11) b(10) b(9) rs5 (64) b(24) b(23) b(22) b(21) b(20) b(19) b(18) b(17) rs6 (65) a/c(8) a/c(7) a/c( 6) a/c(5) a/c(4) a/c(3) a/c(2) a/c(1) rs7 (66) a/c(16) a/c(15) a/c( 14) a/c(13) a/c(12) a/c(11) a/c(10) a/c(9) rs8 (67) a/c(24) a/c(23) a/c( 22) a/c(1) a/c(20) a/c(19) a/c(18) a/c(17) rs9 (68) b/d(8) b/d(7) b/d( 6) b/d(5) b/d(4) b/d(3) b/d(2) b/d(1) rs10 (69) b/d(16) b/d(15) b/d( 14) b/d(13) b/d(12) b/d(11) b/d(10) b/d(9) rs11 (6a) b/d(24) b/d(23) b/d( 22) b/d(21) b/d(20) b/d(19) b/d(18) b/d(17) rs12 (6b) symbol position name and description d(24) rs12.7 signaling bit d in channel 24 a(1) rs1.0 signaling bit a in channel 1 each receive signaling register (rs1 to rs12) reports the incoming robbe d-bit signaling from eight ds0 channels. in the esf framing mode, there can be up to 4 signaling bits per channel (a, b, c, and d). in the d4 framing mode, there are only 2 framing b its per channel (a and b). in the d4 framing mode, the ds2151q will replace the c and d signaling bit positions with the a and b signaling bits from the previous multiframe. hence, whether the ds2151q is operated in either framing mode, the user needs only to retrieve the signaling bits every 3ms. the bi ts in the receive signaling registers are updated on multiframe boundaries so the user can utilize the r eceive multiframe interrupt in the receive status register 2 (sr2.7) to know when to retrieve the signaling bits. the receiv e signaling registers are frozen and not updated during a loss of sync conditi on (sr1.0 = 1). they will contain the most recent signaling information before the ?oof? occurred.
ds2151q 33 of 60 ts1 to ts12: transmit signaling re gisters (address = 70 to 7b hex) (msb) (lsb) a(8) a(7) a(6) a(5) a(4) a(3) a(2) a(1) ts1 (70) a(16) a(15) a(14) a(13) a(12) a(11) a(10) a(9) ts2 (71) a(24) a(23) a(22) a(21) a(20) a(19) a(18) a(17) ts3 (72) b(8) b(7) b(6) b(5) b(4) b(3) b(2) b(1) ts4 (73) b(16) b(15) b(14) b(13) b(12) b(11) b(10) b(9) ts5 (74) b(24) b(23) b(22) b(21) b(20) b(19) b(18) b(17) ts6 (75) a/c(8) a/c(7) a/c(6) a/ c(5) a/c(4) a/c(3) a/ c(2) a/c(1) ts7 (76) a/c(16) a/c(15) a/c(14) a/ c(13) a/c(12) a/c(11) a/ c(10) a/c(9) ts8 (77) a/c(24) a/c(23) a/c(22) a/ c(1) a/c(20) a/c(19) a/ c(18) a/c(17) ts9 (78) b/d(8) b/d(7) b/d(6) b/ d(5) b/d(4) b/d(3) b/ d(2) b/d(1) ts10 (79) b/d(16) b/d(15) b/d(14) b/ d(13) b/d(12) b/d(11) b/ d(10) b/d(9) ts11 (7a) b/d(24) b/d(23) b/d(22) b/ d(21) b/d(20) b/d(19) b/ d(18) b/d(17) ts12 (7b) symbol position name and description d(24) ts12.7 signaling bit d in channel 24 a(1) ts1.0 signaling bit a in channel 1 each transmit signaling register (ts1 to ts12) contains the robbed-bit signaling for eight ds0 channels that will be inse rted into the outgoing stream if enabled to do so via tcr1.4. in the esf framing mode, there can be up to 4 signaling bits per channe l (a, b, c, and d). on multiframe boundaries, the ds2151q will load the values presen t in the transmit signaling register into an outgoing signaling shift register that is internal to the device. the user can utilize the transmit multiframe interrupt in status register 2 (sr2.6) to know when to update the signali ng bits. in the esf framing mode, the interrupt will come every 3ms and the user has a full 3ms to update the tsrs. in the d4 framing mode, there are only 2 framing bits per channel (a and b) . however in the d4 framing mode , the ds2151q uses the c and d bit positions as the a and b bit positions for the next multiframe. the ds2151q will load the values in the tsrs into the outgoing shift register every other d4 multiframe.
ds2151q 34 of 60 9 transmit transparency and idle registers there is a set of seven regi sters in the ds2151q that can be used to custom tailor the data that is to be transmitted onto the t1 line, on a channel-by-channel basis. each of the 24 t1 channels can be either forced to be transparent or to have a user defined idle code inserted into them. each of these special registers is defined below. ttr1/ttr2/ttr3: transmit transp arency registers (address = 39 to 3b hex) (msb) (lsb) ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 ttr1 (39) ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 ttr2 (3a) ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 ttr3 (3b) symbol position name and description ch24 ttr3.7 transmit transparency registers. 0 = this ds0 channel is not transparent ch1 ttr1.0 1 = this ds0 channel is transparent each of the bit positions in the transmit transpar ency registers (ttr1/ttr2/ttr3) represents a ds0 channel in the outgoing frame. when these bits are set to a 1, the corresponding ch annel is transparent (or clear). if a ds0 is programmed to be clear, no robbed-bit signaling will be inserted nor will the channel have bit 7 stuffing performed. however, in the d4 fr aming mode, bit 2 will be overwritten by a 0 when a yellow alarm is transmitted. also the user has the op tion to prevent the ttr registers from determining which channels are to have bit 7 stuffing performed. if the tcr2.0 and tcr1.3 bits are set to 1, then all 24 t1 channels will have bit 7 stuffing performed on them regardless of how the ttr registers are programmed. in this manner, the ttr registers are onl y affecting which channels are to have robbed-bit signaling inserted into them. see figure 14-9 for more details. tir1/tir2/tir3: transmit idle re gisters (address = 3c to 3e hex) (msb) (lsb) ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 tir1 (3c) ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 tir2 (3d) ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 tir3 (3e) symbol position name and description ch24 tir3.7 transmit idle registers . 0 = do not insert the idle c ode into this ds0 channel ch1 tir1.0 1 = insert the idle code into this channel
ds2151q 35 of 60 tidr: transmit idle definiti on register (a ddress = 3f hex) (msb) (lsb) tidr7 tidr6 tidr5 tidr4 tidr3 tidr2 tidr1 tidr0 symbol position name and description tidr7 tidr.7 msb of the idle code tidr0 tidr.0 lsb of the idle code each of the bit positions in the transmit idle regist ers (tir1/tir2/tir3) represents a ds0 channel in the outgoing frame. when these bits are set to a 1, the corresponding channel will transmit the idle code contained in the transmit idle definition register (tidr). robbed-bit signaling and bit 7 stuffing will occur over the programmed idle code unless the ds0 channel is made transparent by the transmit transparency registers.
ds2151q 36 of 60 10 clock blocking registers the receive channel blocking registers (rcbr1/ rcbr2/rcbr3) and the transmit channel blocking registers (tcbr1/tcbr2/tcbr3) control the rchblk and tchblk pins, respectively. the rchblk and tchclk pins are user-p rogrammable outputs that can be fo rced either high or low during individual channels. these outputs can be used to block clocks to a usart or lapd controller in fractional t1 or isdn-pri applications. when the appropriate bits are set to a 1, the rchblk and tchclk pins will be held high du ring the entire corresponding channel time. see the timing diagrams in section 14 for an example. rcbr1/rcbr2/rcbr3: receive ch annel blocking registers (address = 6c to 6e hex) (msb) (lsb) ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 rcbr1 (6c) ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 rcbr2 (6d) ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 rcbr3 (6e) symbol position name and description ch24 rcbr3.7 receive channel blocking registers 0 = force the rchblk pin to remain low during this channel time ch1 rcbr1.0 1 = force the rchblk pin high during this channel time tcbr1/tcbr2/tcbr3: transmit cha nnel blocking registers (address = 32 to 34 hex) (msb) (lsb) ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 tcbr1 (32) ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 tcbr2 (33) ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 tcbr3 (34) symbol position name and description ch24 tcbr3.7 transmit channel blocking registers . 0 = force the tchblk pin to remain low during this channel time ch1 tcbr1.0 1 = force the tchblk pi n high during this channel time
ds2151q 37 of 60 11 elastic stores operation the ds2151q has two on-board two-fram e (386 bits) elastic st ores. these elastic st ores have two main purposes. first, they can be used to rate-convert the t1 data stream to 2.048mbps (or a multiple of 2.048mbps), which is the e1 rate. sec ondly, they can be used to absorb the differences in frequency and phase between the t1 data stream and an asynchronous (i.e., not frequency locked) backplane clock. both elastic stores contain full controlled slip capabi lity, which is necessary fo r this second purpose. the receive side elastic stor e can be enabled via ccr1.2 and the transmit side elas tic store is enabled via ccr1.7. the elastic stores can be fo rced to a known depth via the elastic store reset bit (ccr3.6). 11.1 receive side if the receive side elastic store is enabled (ccr1.2 = 1), then the user must provide either a 1.544mhz (ccr1.3 = 0) or 2.048mhz (ccr1.3 = 1) clock at the sysclk pin. the user has the option of either providing a frame sync at the rsync pin (rcr2.3 = 1) or having the rsync pin provide a pulse on frame boundaries (rcr2.3 = 0). if the user wishes to obtain pulses at the frame boundary, then rcr2.4 must be set to 0 and if the user wishes to ha ve pulses occur at the multiframe boundary, then rcr2.4 must be set to 1. if the user selects to apply a 2.048 mhz clock to the sysclk pin, then the data output at rser will be forced to all 1s every fourth channel and the f-bit will be deleted. hence, channels 1, 5, 9, 13, 17, 21, 25, and 29 (time slots 0, 4, 8, 12, 16, 20, 24, and 28) will be forced to a 1. also, in 2.048mhz applications, the rchblk output will be forced high during the same channels as the rser pin. see section 16 for more details. this is useful in t1 to cept (e1) conversion applications. if the 386-bit elastic buffer either fills or empties, a cont rolled slip will occur. if the buffer empties, then a full frame of data (193 bits) will be repeated at rs er and the sr1.4 and rir1.3 bits will be set to a 1. if the buffer fills, then a full frame of data will be de leted and the sr1.4 and rir1.4 bits will be set to a 1. 11.2 transmit side the transmit side elastic store can only be used if the receive side elastic store is enabled. the operation of the transmit elastic store is very similar to the receive side; both have cont rolled slip operation and both can operate with either a 1.544mhz or a 2.048mhz sysclk. when the tran smit elastic store is enabled, both the sysclk and rsync signals are shared by both the elastic stor es. hence, they will have the same backplane pcm frame and data structure. contro lled slips in the transmit elastic store are reported in the rir2.5 bit and the direction of the sl ip is reported in the rir2.3 and rir2.4 bits. 11.3 minimum delay synchronous sysclk mode in applications where the ds2151q is connected to backplanes that are frequency-locked to the recovered t1 clock (i.e., the rclk output), the full two-frame depth of the onboard elastic stores is really not needed. in fact, in some delay-sens itive applications the normal two-fr ame depth may be excessive. if the ccr3.7 bit is set to 1, then th e receive elastic stor e (and also the transmit elastic store if it is enabled) will be forced to a maximum depth of 32 bits instead of the nor mal 386 bits. in this mode, the sysclk must be frequency-locked to rclk and all of the slip contention logic in the ds2151q is disabled (since slips cannot occur). also, since the buffer depth is no longe r two frames deep, the ds2151q must be set up to source either a frame or multiframe pulse at the rs ync pin. on power-up after the sysclk has locked to the rclk signal, the elastic store reset bit (ccr 3.6) should be toggled from a 0 to a 1 to ensure proper operation.
ds2151q 38 of 60 12 receive mark registers the ds2151q can replace the incoming data on a channe l-by-channel basis with ei ther an idle code (7f hex) or the digital milliwatt code, wh ich is an 8-byte repeating pattern that represents a 1khz sine wave (1e/0b/0b/1e/9e/8b/8b/9e). the rcr2.7 bit will dete rmine which code is used. each bit in the rmrs, represents a particular channel. if a bit is set to a 1, then the receive data in that channel will be replaced with one of the two codes. if a b it is set to 0, no replacement occurs. rmr1/rmr2/rmr3: receive mark regi sters (address=2d to 2f hex) (msb) (lsb) ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 rmr1 (2d) ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 rmr2 (2e) ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 rmr3 (2f) symbol position name and description ch24 rmr3.7 receive channel blocking registers . 0 = do not affect the receive data associated with this channel ch1 rmr1.0 1 = replace the receive data associated with this channel with either the idle code or the digital milliwatt code (depends on the rcr2.7 bit)
ds2151q 39 of 60 13 line interface functions the line interface function in the ds 2151q contains three sections: the receiver, which handles clock and data recovery; the transmitter, which waveshapes and driv es the t1 line; and the jitter attenuator. each of these three sections is controlled by the line inte rface control register (licr), which is described below. licr: line interfac e control register (address = 7c hex) (msb) (lsb) lb2 lb1 lb0 egl jas jabds dja tpd licr symbol position name and description lb2 licr.7 line build-out select bit 2. sets the transmitter build out; see the table 13-2 . lb1 licr.6 line build-out select bit 1 . sets the transmitter build out; see the table 13-2 . lb0 licr.5 line build-out select bit 0 . sets the transmitter build out; see the table 13-2 . egl licr.4 receive equalizer gain limit . 0 = -36db 1 = -30db jas licr.3 jitter attenuator select . 0 = place the jitter attenuat or on the receive side 1 = place the jitter attenuat or on the transmit side jabds licr.2 jitter attenuator buffer depth select . 0 = 128 bits 1 = 32 bits (use for dela y sensitive applications) dja licr.1 disable jitter attenuator . 0 = jitter attenuator enabled 1 = jitter attenuator disabled tpd licr.0 transmit power down . 0 = normal transmitter operation 1 = powers down the transmitter and tri-states the ttip and tring pins
ds2151q 40 of 60 13.1 receive clock and data recovery the ds2151q contains a digita l clock recovery system. see figure 1-1 and figure 13-1 for more details. the ds2151q couples to the receive t1 tw isted pair via a 1:1 transformer. see table 13-3 for transformer details. the ds2151q automatically adjusts to the t1 signal being received at the rtip and rring pins and can handle t1 lines from 0 feet to ove r 6000 feet in length. the crystal attached at the xtal1 and xtal2 pins is multiplied by 4 via an intern al pll and fed to the clock recovery system. the clock recovery system uses both ed ges of the clock from the pll circ uit to form a 32 times oversampler which is used to recover the clock and data. this oversampling technique offers outstanding jitter tolerance (see figure 13-2 ). the egl bit in the line interface c ontrol register is used to limit the sensitivity of the receiver in the ds2151q. for most cpe applications, a receiver sensitivity of -30db is wholly sufficient and hence the egl bit should be set to 1. in some applications, more sensitivity than -30db may be required and the ds2151q will allow the receiver to go as low as -36db if the egl bit is set to 0. however, when the egl bit is set to 0, th e ds2151q will be more susceptible to crosstalk and its jitter tolerance will suffer. normally, the clock that is output at the rclk pin is the recovered clock from the t1 ami waveform presented at the rtip and rring inputs. when no ami signal is present at rt ip and rring, a receive carrier loss (rcl) condition will occur and the rclk can be sourced from either the aclki pin or from the crystal attached to the xtal1 and xt al2 pins. the ds2151q will sense the aclki pin to determine if a clock is present. if no clock is app lied to the aclki pin, then it should be tied to rvss to prevent the device from fa lsely sensing a clock. see table 13-1 . if the jitter attenuato r is either placed in the transmit path or is disa bled, the rclk output can exhibit short high cycles of the clock. this is due to the highly oversampled digital clock rec overy circuitry. if the jitter attenuator is placed in the receive path (as is the case in most applications), the jitter at tenuator restores the rclk to being close to 50% duty cycle. see the receive ac timi ng characteristics in section 16 for more details. table 13-1. source of rclk upon rcl aclki present ? receive side jitter attenuator transmit side jitter attenuator yes aclki via the jitter attenuator aclki no centered crystal tclk via the jitter attenuator
ds2151q 41 of 60 13.2 transmit waveshaping and line driving the ds2151q uses a set of laser-trimmed delay lines along with a precision di gital-to-analog converter (dac) to create the waveforms that are transmitted onto the t1 line. the waveforms created by the ds2151q meet the latest ansi, at&t , and ccitt specifications. see figure 13-3 . the user will select which waveform is to be generated by properly programming the l0 to l2 bits in the line interface control register (licr). table 13-2. lbo select in licr l2 l1 l0 line build-out application 0 0 0 0 to 133 feet/0db dsx-1/csu 0 0 1 133 to 266 feet dsx-1 0 1 0 266 to 399 feet dsx-1 0 1 1 399 to 533 feet dsx-1 1 0 0 533 to 655 feet dsx-1 1 0 1 -7.5db csu 1 1 0 -15db csu 1 1 1 -22.5db csu due to the nature of the design of the transmitter in the ds2151q, very little jitter (less than 0.005ui p-p broadband from 10hz to 100khz) is added to the jitte r present on tclk. also, the waveforms that they create are independent of the dut y cycle of tclk. the transmitter in the ds2151q couples to the t1 transmit twisted pair via a 1:1.15 or 1: 1.36 step-up transformer as shown in figure 13-1 . for the devices to create the proper waveforms, the transformer used must meet the specifications listed in table 13-3 . table 13-3. transformer specifications specification recommended value turns ratio 1:1 (receive) and 1:1.15 or 1:1.36 (transmit) 5% primary inductance 600 h minimum leakage inductance 1.0 h maximum intertwining capacitance 40pf maximum dc resistance 1.2 ? maximum
ds2151q 42 of 60 13.3 jitter attenuator the ds2151q contains an on-board jitter attenuator that can be set to a depth of either 32 or 128 bits via the jabds bit in the line interface control register (licr). the 128-bit mode is used in applications where large excursions of wander are expected. the 32- bit mode is used in delay sensitive applications. the characteristics of the attenuation are shown in figure 13-4 . the jitter attenuator can be placed in either the receive path or the transmit path by appr opriately setting or clearing the jas bit in the licr. also, the jitter attenuator can be disabled (in effect, removed) by setting the dja-bit in the licr. in order for the jitter attenuator to operate properly, a crystal with the specifications listed in table 13-4 below must be connected to the xtal1 and xtal2 pins. th e jitter attenuator divides the clock provided by the 6.176mhz crystal at the xtal1 and xtal2 pins to create an output clock th at contains very little jitter. on-board circuitry will pull the crys tal (by switching in or out load ca pacitance) to keep it long-term averaged to the same frequency as the incoming t1 signal. if the incoming jitter exceeds either 120ui p-p (buffer depth is 128 bits) or 28ui p-p (buffer depth is 32 bits), then the ds2151q will divide the attached crystal by either 3.5 or 4.5 instead of the normal 4 to keep the buffer from overflowing. when the device divides by either 3.5 or 4.5, it also sets the jitter attenuator limit trip (jalt) bit in the receive information register 2 (rir2.2). table 13-4. crystal selection guidelines parameter specification parallel resonant frequency 6.176mhz mode fundamental load capacitance 18pf to 20pf (18.5pf nominal) tolerance 50ppm pullability c l = 10pf, delta frequency = +175ppm to +250ppm c l = 45pf, delta frequency = -175ppm to -250ppm effective series resistance 40 ? maximum crystal cut at
ds2151q 43 of 60 figure 13-1. external analog connections figure 13-2. jitter tolerance note: see the separate application note for details on how to construct a protected interface.
ds2151q 44 of 60 figure 13-3. transmit waveform template
ds2151q 45 of 60 figure 13-4. jitter attenuation
ds2151q 46 of 60 14 timing diagrams figure 14-1. receive side d4 timing figure 14-2. receive side esf timing note 1: rsync in the frame mode (rcr2.4 = 0) and double-wide frame sync is not enabled (rcr2.5 = 0). note 2: rsync in the frame mode (rcr2.4 = 0) a nd double-wide frame sync is enabled (rcr2.5 = 1). note 3: rsync in the mult iframe mode (rcr2.4 = 1). note 4: rlink data (s-bit) is updated 1 bit prior to even frames and held for two frames. note 1: rsync in the frame mode (rcr2.4 = 0) and double-wide frame sync is not enabled (rcr2.5 = 0). note 2: rsync in the frame mode (rcr2.4 = 0) a nd double-wide frame sync is enabled (rcr2.5 = 1). note 3: rsync in the mult iframe mode (rcr2.4 = 1). note 4: zbtsi mode disabled (rcr2.6 = 0). note 5: rlink data (fdl bits) is updated 1 bit-time before odd frames and held for two frames. note 6: zbtsi mode is enabled (rcr2.6 = 1). note 7: rlink data (z bits) is updated 1 bit- time before odd frame and held for four frames.
ds2151q 47 of 60 figure 14-3. receive side boundary timi ng with elastic store(s) disabled figure 14-4. 1.544mhz boundary timing with elastic store(s) enabled note 1: rchblk is programmed to block channel 24. note 2: an esf boundary is shown. note 1: rsync is in the output mode (rcr2.3 = 0). note 2: rsync is in the input mode (rcr2.3 = 1). note 3: rchblk is programmed to block channel 24.
ds2151q 48 of 60 figure 14-5. 2.048mhz boundary timing with elastic store(s) enabled figure 14-6. transmit side d4 timing note 1: rser data in channels 1, 5, 9, 13, 17, 21, 25 , and 29 are forced to 1; tser ignored during these channels. note 2: rsync is in the output mode (rcr2.3 = 0). note 3: rsync is in the input mode (rcr2.3 = 1). note 4: rchblk is forced to 1 in the same channels as rser (see note 1). note 1: tsync in the frame mode (tcr2.3 = 0) and double-wide frame sync is not enabled (tcr2.4 = 0). note 2: tsync in the frame mode (tcr2.3 = 0) a nd double-wide frame sync is enabled (tcr2.4 = 1). note 3: tsync in the multiframe mode (tcr2.3 = 1). note 4: tlink data (s-bit) is sampled during the f-bit po sition of even frames for insertion into the outgoing t1 stream when enabled via tcr1.2.
ds2151q 49 of 60 figure 14-7. transmit side esf timing note 1: tsync in the frame mode (tcr2.3 = 0) and double-wide frame sync is not enabled (tcr2.4 = 0). note 2: tsync in the frame mode (tcr2.3 = 0) a nd double-wide frame sync is enabled (tcr2.4 = 1). note 3: tsync in the multiframe mode (tcr2.4 = 1). note 4: zbtsi mode disabled (tcr2.5 = 0). note 5: tlink data (fdl bits) is sampled during the f-bit ti me of odd frame and inserted into the outgoing t1 stream if enabled via tcr1.2. note 6: zbtsi mode is enabled (tcr2.5 = 1). note 7: tlink data (z bits) is sampled during the f-bit time of frame 1, 5, 9, 13, 17, and 21 and inserted into the outgoing stream if enabled via tcr1.2.
ds2151q 50 of 60 figure 14-8. transmit side boundary ti ming with elastic store(s) disabled note 1: tsync is in the input mode (tcr2.2 = 0). note 2: tsync is in the output mode (tcr2.2 = 1). note 3: tchblk is progr ammed to block channel 1. note 4: see figure 14-4 and figure 14 -5 for details on timing with the transmit side elastic store enabled.
ds2151q 51 of 60 figure 14-9. transmit data flow
ds2151q 52 of 60 15 dc characteristics absolute maximum ratings voltage range on any pin relative to ground?????????????????..-1.0v to +7.0v operating temperature range commercial??????????????????????...???..??...0 c to +70 c industrial?????????????????????????????.-40 c to +85 c storage temperature ???????????????????????????-55 c to +125 c soldering temperature...???????????????..see ip c/jedec j-std-020 specification this is a stress rating only and functional ope ration of the device at these or any ot her conditions above those indicated in t he operation sections of this specification is not im plied. exposure to absolute maximum rating conditions for extended periods of time may affect reliability. table 15-1. recommended dc characteristics (t a = 0 c to +70 c for ds2151q, t a = -40c to +85c for ds2151qn.) parameter symbol min typ max units notes logic 1 v ih 2.0 v dd + 0.3 v logic 0 v il -0.3 +0.8 v supply v dd 4.75 5.25 v 1 table 15-2. capacitance (t a = +25 c) parameter symbol min typ max units notes input capacitance c in 5 pf output capacitance c out 7 pf table 15-3. dc characteristics (v dd = 5v 5%, t a = 0 c to +70 c for ds2151q, t a = -40 c to +85 c for ds2151qn.) parameter symbol min typ max units notes supply current at 5v i dd 65 ma 2 input leakage i il -1.0 +1.0 a 3 output leakage i lo 1.0 a 4 output current (2.4v) i oh -1.0 ma output current (0.4v) i ol +4.0 ma notes: 1) applies to rvdd, tvdd, and dvdd. 2) tclk = 1.544mhz. 3) 0v < v in < v dd . 4) applies to int1 and int1 when tri-stated.
ds2151q 53 of 60 16 ac characteristics table 16-1. ac character istics?parallel port (v dd = 5v 5%, t a = 0 c to +70 c for ds2151q, t a = -40 c to +85 c for ds2151qn.) (see figure 16-1 , figure 16-2 , and figure 16-3 .) parameter symbol min typ max units notes cycle time t cyc 250 ns pulse width, ds low or rd high pw el 150 ns pulse width, ds high or rd low pw eh 100 ns input rise/fall times t r , t f 30 ns r/ w hold time t rwh 10 ns r/ w setup time before ds high t rws 50 ns cs setup time before ds, wr or rd active t cs 20 ns cs hold time t ch 0 ns read data hold time t dhr 10 50 ns write data hold time t dhw 0 ns muxed address valid to as or ale fall t asl 20 ns muxed address hold time t ahl 10 ns delay time ds, wr or rd to as or ale rise t asd 25 ns pulse width as or ale high pw ash 40 ns delay time, as or ale to ds, wr or rd t ased 20 ns output data delay time from ds or rd t ddr 20 100 ns data setup time t dsw 80 ns
ds2151q 54 of 60 figure 16-1. intel bus read ac timing figure 16-2. intel bus write ac timing
ds2151q 55 of 60 figure 16-3. motorola bus ac timing
ds2151q 56 of 60 table 16-2. ac charact eristics?receive side (v dd = 5v 5%, t a = 0 c to +70 c for ds2151q, t a = -40 c to +85 c for ds2151qn.) (see figure 16-4 .) parameter symbol min typ max units notes aclki/rclk period t cp 648 ns t ch 230 324 ns rclk pulse width t cl 230 324 ns 1 t ch 115 ns rclk pulse width t cl 115 ns 2 t sp 648 ns 3 sysclk period t sp 488 ns 4 t sh 75 ns sysclk pulse width t sl 75 rsync setup to sysclk falling t su 25 t sh -5 ns rsync pulse width t pw 50 ns sysclk rise/fall times t r , t f 25 ns delay rclk or sysclk to rser valid t dd 10 80 ns delay rclk or sysclk to rchclk t d1 10 90 ns delay rclk or sysclk to rchblk t d2 10 90 ns delay rclk or sysclk to rsync t d3 10 80 ns delay rclk to rlclk t d4 10 80 ns delay rclk to rlink valid t d5 10 110 ns notes: 1) jitter attenuator enable d in the receive side path. 2) jitter attenuator disabled or enabled in the transmit path. 3) sysclk = 1.544mhz. 4) sysclk = 2.048mhz.
ds2151q 57 of 60 figure 16-4. receive side ac timing note 1: rsync is in the output mode (rcr2.3 = 0). note 2: rsync is in the input mode (rcr2.3 = 1). note 3: rlclk and rlink only have a timing relationship to rclk. note 4: rclk can exhibit a short high time if the jitte r attenuator is either disabled or in the transmit path.
ds2151q 58 of 60 table 16-3. ac characteristics?transmit side (v dd = 5v 5%, t a = 0 c to +70 c for ds2151q, t a = -40 c to +85 c for ds2151qn.) (see figure 16-5 .) parameter symbol min typ max units notes tclk period t p 648 ns t ch 75 ns tclk pulse width t cl 75 ns tser and tlink set up to tclk falling t su 25 ns 1 tser and tlink hold from tclk falling t hd 25 ns 1 tsync set up to tclk falling t su 25 t ch -5 tsync pulse width t pw 50 tclk rise/fall times t r , t f 25 ns delay tclk to tchclk t d1 10 60 ns delay tclk to tchblk t d2 10 70 ns delay tclk to tsync t d3 10 60 ns delay tclk to tlclk t d4 10 60 ns notes: 1) if the transmit side elastic store is enabled, then tser is sampled on the falling edge of sysclk and the parameters t su and t hd still apply.
ds2151q 59 of 60 figure 16-5. transm it side ac timing note 1: tsync is in the output mode (tcr2.2 = 1). note 2: tsync is in the input mode (tcr2.2 = 0). note 3: tser is sampled on the falling edge of sysc lk if the transmit side elastic store is enabled.
ds2151q 60 of 60 maxim/dallas semiconductor cannot assume res ponsibility for use of any circuitry other than circuitry entirely embodied in a ma xim/dallas semiconductor product. no circuit patent licenses are implied. maxi m/dallas semiconductor reserves the right to change the circuitry and specification s without notice at any time. maxim integrated products, 120 san gabriel drive, sunnyvale, ca 94086 408-737-7600 ? 2006 maxim integrated products ? printed usa the maxim logo is a registered trademark of maxim integrated produ cts, inc. the dallas logo is a registered trademark of dallas semiconductor. 17 package information (the package drawing(s) in this data sheet may not reflect the most current specifications. the package number provided for each package is a link to the latest package outline information.) 17.1 44-pin plcc ( 56-g4003-001 )
e nglish ? ???? ? ??? ? ??? what's ne w p roducts solutions de sign ap p note s sup p ort buy comp any me mbe rs ds2151q part number table notes: see the ds2151q quickview data sheet for further information on this product family or download the ds2151q full data sheet (pdf, 828kb). 1. other options and links for purchasing parts are listed at: http://www.maxim-ic.com/sales . 2. didn't find what you need? ask our applications engineers. expert assistance in finding parts, usually within one business day. 3. part number suffixes: t or t&r = tape and reel; + = rohs/lead-free; # = rohs/lead-exempt. more: see full data sheet or part naming c onventions . 4. * some packages have variations, listed on the drawing. "pkgc ode/variation" tells which variation the product uses. 5. part number free sample buy direct package: type pins size drawing code/var * temp rohs/lead-free? materials analysis ds2151qb plc c ;44 pin;652 dwg: 56-g4003-001b1 (pdf) use pkgcode/variation: q44-8 * 0c to +70c rohs/lead-free: no materials analysis ds2151qb+ plc c ;44 pin;652 dwg: 56-g4003-001b1 (pdf) use pkgcode/variation: q44+8 * 0c to +70c rohs/lead-free: yes materials analysis ds2151qb+t&r plc c ;44 pin;652 dwg: 56-g4003-001b1 (pdf) use pkgcode/variation: q44+8 * 0c to +70c rohs/lead-free: yes materials analysis ds2151qbx2/t&r plc c ;44 pin;652 dwg: 56-g4003-001b1 (pdf) use pkgcode/variation: q44-8 * 0c to +70c rohs/lead-free: no materials analysis ds2151qbx2 plc c ;44 pin;652 dwg: 56-g4003-001b1 (pdf) use pkgcode/variation: q44-8 * 0c to +70c rohs/lead-free: no materials analysis ds2151qbx/t&r plc c ;44 pin;652 dwg: 56-g4003-001b1 (pdf) use pkgcode/variation: q44-8 * 0c to +70c rohs/lead-free: no materials analysis ds2151qbx plc c ;44 pin;652 dwg: 56-g4003-001b1 (pdf) use pkgcode/variation: q44-8 * 0c to +70c rohs/lead-free: no materials analysis
ds2151qb/t&r plc c ;44 pin;652 dwg: 56-g4003-001b1 (pdf) use pkgcode/variation: q44-8 * 0c to +70c rohs/lead-free: no materials analysis ds2151qnb plc c ;44 pin;652 dwg: 56-g4003-001b1 (pdf) use pkgcode/variation: q44-8 * -40c to +85c rohs/lead-free: no materials analysis ds2151qnb/t&r plc c ;44 pin;652 dwg: 56-g4003-001b1 (pdf) use pkgcode/variation: q44-8 * -40c to +85c rohs/lead-free: no materials analysis ds2151qnb+t&r plc c ;44 pin;652 dwg: 56-g4003-001b1 (pdf) use pkgcode/variation: q44+8 * -40c to +85c rohs/lead-free: yes materials analysis ds2151qn/t&r plc c ;44 pin;652 dwg: 56-g4003-001b1 (pdf) use pkgcode/variation: q44-8 * -40c to +85c rohs/lead-free: no materials analysis didn't find what you need? c ontac t us: send us an email c opyright 2 0 0 7 by m axim i ntegrated p roduc ts , dallas semic onduc tor ? legal n otic es ? p rivac y p olic y

▲Up To Search▲

Price & Availability of DS2151QBX2TAMPR

	To Download DS2151QBX2TAMPR Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .