View SSM3302_5365169.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

2 10 w filterless class -d stereo audio amplifier data sheet SSM3302 rev. 0 information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third p arties that may result from its use. specifications subject to change without notice. no license is granted by implication or otherwise under any patent or patent rights of analog devices. trademarks and registered trademarks are the property of their resp ective owners. one technology way, p.o. box 9106, norwood, ma 02062 - 9106, u.s.a. tel: 781.329.4700 www.analog.com fax: 781.461.3113 ? 2012 analog devices, inc. all ri ghts reserved. features filterless s tereo class - d amplifier with - modulation 2 10 w into 4 ? load and 2 8 w into 8 ? load at 12 v supply with <1% total harmonic disto rtion plus noise (thd + n) 91 % efficiency at 12 v, 8 w into 8 ? speaker 98 db signal - to - noise ratio (snr) single - supply operation from 7 v to 18 v flexible gain adjustment pin from 9 db to 24 db fixed input impedance of 40 k? m ono output mode pin for 1 20 w output power into 2 ? 10 a shutdown current short - circuit and thermal protection available in a 40 - lead , 6 mm 6 mm lfcsp pop - and - click suppression user - selectable ultralow emi emissions mode thermal warning indicator power - on reset applications mobile computing flat panel televisions media docking stations portable electronics sound bars general description the SSM3302 is a fully integrated, high efficiency, stereo c lass -d audio amplifier. the application circuit requires minim al external components and operates from a single 7 v to 18 v supply. the device is capable of delivering 2 10 w of continuous output power into a 4 ? load ( or 2 8 w into 8 ?) with <1% thd + n from a 12 v supply. in addition, while mono mode is activated, the user can drive a load as small as 2 ? up to 20 w continuous output power by stacking the stereo output terminals . the SSM3302 features a high efficiency, low noise modulation scheme that requires no external lc output filters. this scheme continues to provide high efficiency even at low output power. the SSM3302 operates with 90 % efficiency at 7 w into an 8 ? load or with 82 % efficiency at 10 w into 4 ? from a 12 v supply , and it has an snr of > 98 db. spread spect rum pulse density modulatio n (pdm) is us ed to provide lower emi radiated emissions compared with other class- d architectures. the SSM3302 includes an option al modulation select pin (ultra low emi emission mode) that significantly reduces the radiated emissions at the class - d outputs, particularly above 100 mhz. the SSM3302 can pass fcc class - b emissions testing with an unshielded 20 inch cable using common - mode choke - based filtering. the fully differential input of the s sm3302 provides excellent rejection of common - mode noise on the input. the device also includes a highly flexible gain select p in that only requires one series resistor to choose a gain between 9 db and 24 db , with no change to the input impedance. the benefit of this is to improve gain matching between multiple SSM3302 devices within a single application compared with using external resistors to set gain . the SSM3302 includes an integrated voltage regulator that generates a 5 v rail. the SSM3302 has a micropower shutdown mode with a typical shutdown current of 10 a. shutdown is enabled by applying a logic low to the sd pin . the device also includes pop - and - click suppression circuitry that minimizes voltage glitches at the output during turn on and turn off, reducing audible noise during activation and deactivation. other included features to simplify system level integrati on of the SSM3302 are input low - pass filtering to suppress out - of - band dac noise interference to th e pulse density modulator , fixed input impedance to simplify component selection across multiple platform production builds , and a thermal warning indicator pin . the ssm330 2 is specified over the commercial temperature range ( ? 40 c to +85 c). it has built - in thermal shutdown and output short - circuit protection. it is available in a halide - free , 40 -lead, 6 mm 6 mm lead frame chip scale package ( lf csp).
SSM3302 data sheet rev. 0 | page 2 of 20 table of contents features .............................................................................................. 1 ? applications....................................................................................... 1 ? general description ......................................................................... 1 ? revision history ............................................................................... 2 ? functional block diagram .............................................................. 3 ? specifications..................................................................................... 4 ? absolute maximum ratings............................................................ 6 ? thermal resistance ...................................................................... 6 ? esd caution.................................................................................. 6 ? pin configuration and function descriptions............................. 7 ? typical performance characteristics ............................................. 8 ? typical application circuits.......................................................... 14 ? applications information .............................................................. 16 ? overview...................................................................................... 16 ? analog supply............................................................................. 16 ? gain selection............................................................................. 16 ? amplifier protection .................................................................. 16 ? pop-and-click suppression ...................................................... 16 ? emi noise.................................................................................... 16 ? mono mode................................................................................. 16 ? output modulation description .............................................. 17 ? layout .......................................................................................... 17 ? input capacitor selection.......................................................... 17 ? bootstrap capacitors.................................................................. 17 ? power supply decoupling ......................................................... 18 ? outline dimensions ....................................................................... 19 ? ordering guide .......................................................................... 19 ? revision history 2/12revision 0: initial version
data sheet SSM3302 rev. 0 | page 3 of 20 functional block diagram SSM3302 10198-001 pvdd pgnd therm gain control 40k ? 40k ? modulator ( - ? ) fet driver inr+ inr? mono internal oscillator bias bootr+ bootr? outr+ outr? edge control sdnr gain control 40k ? 40k ? modulator ( - ? ) fet driver inl+ inl? bootl+ edge bootl? outl+ outl? sdnl bias gain vreg vreg (avdd) regen agnd figure 1 .
SSM3302 data sheet rev. 0 | page 4 of 20 specifications pvdd = 12 v, t a = 25 o c, r l = 8 + 64 h, edge = agnd, gain = 9 db, vreg = off, unless otherwise noted. table 1. parameter symbol test conditions/comments min typ max unit device characteristics output power/channel p o r l = 8 , thd = 1%, f = 1 khz, 20 khz bw, pvdd = 15 v 12 1 w r l = 8 , thd = 1%, f = 1 khz, 20 khz bw, pvdd = 12 v 8 w r l = 8 , thd = 1%, f = 1 khz, 20 khz bw, pvdd = 7 v 2.7 w r l = 8 , thd = 10%, f = 1 khz, 20 khz bw, pvdd = 15 v 15 1 w r l = 8 , thd = 10%, f = 1 khz, 20 khz bw, pvdd = 12 v 10 w r l = 8 , thd = 10%, f = 1 khz, 20 khz bw, pvdd = 7 v 3.2 w r l = 4 , thd = 1%, f = 1 khz, 20 khz bw, pvdd = 15 v 20 1 w r l = 4 , thd = 1%, f = 1 khz, 20 khz bw, pvdd = 12 v 13 1 w r l = 4 , thd = 1%, f = 1 khz, 20 khz bw, pvdd = 7 v 4.8 w r l = 4 , thd = 10%, f = 1 khz, 20 khz bw, pvdd = 15 v 24 1 w r l = 4 , thd = 10%, f = 1 khz, 20 khz bw, pvdd = 12 v 16 1 w r l = 4 , thd = 10%, f = 1 khz, 20 khz bw, pvdd = 7 v 5.7 w r l = 2 , thd = 1%, f = 1 khz, 20 khz bw, pvdd = 12 v (mono mode) 29 2 w r l = 2 , thd = 1%, f = 1 khz, 20 khz bw, pvdd = 7 v (mono mode) 9.4 2 w r l = 2 , thd = 10%, f = 1 khz, 20 khz bw, pvdd = 12 v (mono mode) 36.6 2 w r l = 2 , thd = 10%, f = 1 khz, 20 khz bw, pvdd = 7 v (mono mode) 12.7 2 w efficiency p o = 7 w, 8 , pvdd = 12 v, edge = low (normal operation) 91.5 % p o = 7 w, 8 , pvdd = 12 v, edge = avdd (ultralow emi mode) 82 % total harmonic distortion + noise thd + n p o = 5 w into 8 , f = 1 khz, pvdd = 12 v 0.01 % input common-mode voltage range v cm 1.0 avdd ? 1 v common-mode rejection ratio cmrr v cm = 2.5 v 100 mv at 1 khz, output referred 43 db channel separation x talk p o = 0.5 w, f = 1 khz 80 db average switching frequency f sw 300 khz differential output offset voltage v oos gain = 9 db 3.0 mv power supply supply voltage range pvdd guaranteed from psrr test 7 18 v power supply rejection ratio psrr dc pvdd = 7 v to 15 v, dc input floating 70 db psrr ac v ripple = 100 mv at 1 khz, inputs are ac grounded, c in = 0.1 f 80 db supply current (stereo) i sypvdd v in = 0 v, load = 8 + 68 h, pvdd = 15 v, v regen = avdd (internal v reg active) 12.2 ma v in = 0 v, load = 8 + 68 h, pvdd = 15 v, v regen = agnd (internal v reg disabled) 6.2 ma v in = 0 v, load = 8 + 68 h, pvdd = 12 v, v regen = agnd (internal v reg disabled) 5 ma v in = 0 v, load = 8 + 68 h, pvdd = 7 v, v regen = agnd (internal v reg disabled) 3 ma
data sheet SSM3302 rev. 0 | page 5 of 20 parameter symbol test conditions/comments min typ max unit i syavdd v in = 0 v, load = 8 + 68 h, pvdd = 15 v, v regen = agnd (internal v reg disabled) 5.85 ma v in = 0 v, load = 8 + 68 h, pvdd = 12 v, v regen = agnd (internal v reg disabled) 5.8 ma v in = 0 v, load = 8 + 68 h, pvdd = 7 v, v regen = agnd (internal v reg disabled) 5.6 ma shutdown current i sd sd = agnd 10 a analog supply external supply voltage avdd permissible range for external avdd, v regen = agnd 4.5 5.5 v on-board regulator v vreg 5 v regulator current i vreg 20 ma regulator power supply rejection psrr vreg 70 db gain control closed-loop voltage gain a v see table 5 for gain options 9 24 db input impedance z in 40 k shutdown control input voltage high v ih 1.35 v input voltage low v il 0.35 v turn-on time t wu sd rising edge from agnd to avdd 40 ms turn-off time t sd sd falling edge from avdd to agnd 500 s output impedance z out sd = gnd 56 k amplifier protection overcurrent threshold i oc 6 a overtemperature warning t warn 120 c overtemperature shutdown t sd 145 c recovery temperature t rec 85 c noise performance output voltage noise e n pvdd = 12 v, f = 20 hz to 20 khz, inputs are ac grounded, gain = 9 db, a-weighted 100 v rms signal-to-noise ratio snr p o = 10 w, r l = 8 98 db 1 although the SSM3302 has good audio quality above 2 10 w into 4 , continuous output power beyond 2 10 w into 4 must be avoided due to device packaging limitations. 2 mono mode. output power beyond 20 w needs special care for thermally considered printed circuit board (pcb) design.
SSM3302 data sheet rev. 0 | page 6 of 20 absolute maximum ratings absolute maximum ratings apply at 25c, unless otherwise noted. table 2. parameter rating power supply voltage (pvdd) ?0.3 v to +25 v analog supply voltage (avdd) ?0.3 v to +6 v input voltage ?0.3 v to +6 v esd susceptibility 4 kv storage temperature range ?65c to +150c operating temperature range ?40c to +85c junction temperature range ?65c to +165c lead temperature (soldering, 60 sec) 300c stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. thermal resistance ja (junction to air) is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. ja and jc are determined according to jesd51-9 on a 4-layer printed circuit board (pcb) with natural convection cooling. table 3. thermal resistance package type ja jc unit 40-lead, 6 mm 6 mm lfcsp 31 2.5 c/w esd caution
data sheet SSM3302 rev. 0 | page 7 of 20 pin configuration and fu nction descriptions 1 bootl+ 2 outl+ 3 outl+ 4 outl? 5 outl? 6 bootl? 7 agnd 8 vreg/avdd 9 sdnl 10 edge 23 regen 24 agnd 25 bootr? 26 outr? 27 outr? 28 outr+ 29 outr+ 30 bootr+ 22 sdnr 21 gain 1 1 i n l + 1 2 i n l ? 1 3 n c 1 5 t e s t 1 7 t h e r m 1 6 m o n o 1 8 n c 1 9 i n r ? 2 0 i n r + 1 4 t e s t 3 3 p g n d 3 4 p v d d 3 5 p v d d 3 6 p v d d 3 7 p v d d 3 8 p g n d 3 9 p g n d 4 0 p g n d 3 2 p g n d 3 1 p g n d 10198-002 SSM3302 top view (not to scale) notes 1. use multiple vias to connect the exposed pad to the ground plane. 2. pins labeled nc can be allowed to float, but it is better to connect these pins to ground. avoid routing high speed signals through these pins be cause noise coupling may result. figure 2. pin configuration (top side view) table 4. pin function descriptions pin o. nemonic description 1 bootl+ bootstrap input/output for left channel, noninverting output. 2, 3 outl+ noninverting output for left channel. 4, 5 outl? inverting output for left channel. 6 bootl? bootstrap input/output for left channel, inverting output. 7 agnd analog ground. 8 vreg/avdd 5 v regulator output (if regen = high)/avdd input (if regen = low). 9 sdnl shutdown, left channel. active low digital input. 10 edge edge control (low emission mode). active high digital input. 11 inl+ noninverting input for left channel. 12 inl? inverting input for left channel. 13, 18 nc this pin is not connected internally (see figure 2 ). 14, 15 test test pins. tie to agnd. 16 mono mono output mode enable. 17 therm overtemperature warning (open collector). 19 inr? inverting input for right channel. 20 inr+ noninverting input for right channel. 21 gain gain select from 9 db to 24 db. 22 sdnr shutdown, right channel. active low digital input. 23 regen 5 v regulator enable, active high. 24 agnd analog ground. 25 bootr? bootstrap input/output for right channel, inverting output. 26, 27 outr? inverting output for right channel. 28, 29 outr+ noninverting output for right channel. 30 bootr+ bootstrap input/output for ri ght channel, noninverting output. 31, 32, 33, 38, 39, 40 pgnd power stage ground. 34, 35, 36, 37 pvdd power stage power supply. exposed pad thermal exposed pad. use multiple vias to connect this pad to the ground plane.
SSM3302 data sheet rev. 0 | page 8 of 20 typical performance characteristics unless otherwise stated, all data at pvdd = 12 v, edge = low, mono = low, regen = high, and gain = 9 db. 100 10 0.001 0.01 0.1 1 0.0001 0.001 0.01 0.1 1 10 100 thd + n (%) output power (w) r l = 8 ? + 33h gain = 9db edge = low pvdd = 7v pvdd = 12v pvdd = 18v 10198-003 100 10 0.001 0.01 0.1 1 1 1m 0.1m 0.01m 10m 100m 1 10 100 thd + n (%) output power (w) r l = 8 ? + 33h gain = 9db pvdd = 12v edge = low edge = high 10198-006 figure 3. thd + n vs. output power into 8 ; pvdd = 7 v, pvdd = 12 v, pvdd = 18 v figure 6. thd + n vs. output power into 8 ; edge = high, edge = low 100 10 0.001 0.01 0.1 1 0.0001 0.001 0.01 0.1 1 10 100 thd + n (%) output power (w) r l = 4 ? + 15h gain = 9db edge = low pvdd = 7v pvdd = 12v pvdd = 18v 10198-004 100 10 0.001 0.01 0.1 1 1 1m 0.1m 0.01m 10m 100m 1 10 100 thd + n (%) output power (w) r l = 4 ? + 15h gain = 9db 10198-007 edge = low edge = high figure 4. thd + n vs. output power into 4 ; pvdd = 7 v, pvdd = 12 v, pvdd = 18 v figure 7. thd + n vs. output power into 4 ; edge = high, edge = low 100 10 0.0001 0.001 0.01 0.1 1 1 1m 0.1m 0.01m 10m 100m 1 10 100 thd + n (%) output power (w) 10198-005 r l = 2 ? + 7.5h gain = 9db pvdd = 7v pvdd = 12v pvdd = 18v 100 10 0.0001 0.001 0.01 0.1 1 1 1m 0.1m 0.01m 10m 100m 1 10 100 thd + n (%) output power (w) r l = 2 ? + 7.5h gain = 9db edge = high 10198-008 edge = low figure 5. thd + n vs. output power into 2 ; mono mode; gain = 9 db; pvdd = 7 v, pvdd = 12 v, 1 pvdd = 8 v figure 8. thd + n vs. output power into 2 ; edge = high, edge = low
data sheet SSM3302 rev. 0 | page 9 of 20 100 10 0.001 0.01 0.1 1 10 10k 1k 100 100k thd + n (%) frequency (hz) pvdd = 7v r l = 8 ? + 33h gain = 9db edge = low p o = 0.5w p o = 0.25w p o = 2.5w 10198-009 100 10 0.001 0.01 0.1 1 10 10k 1k 100 100k thd + n (%) frequency (hz) pvdd = 12v r l = 8 ? + 33h gain = 9db edge = low p o = 7.5w p o = 2.5w p o = 5w 10198-012 figure 9. thd + n vs. frequency; r l = 8 ; pvdd = 7 v; p o = 0.25 w, p o = 0.5 w, p o = 2.5 w 100 10 0.001 0.01 0.1 1 10 10k 1k 100 100k thd + n (%) frequency (hz) pvdd = 7v r l = 4 ? + 15h gain = 9db edge = low p o = 2.5w p o = 0.5w p o = 5w 10198-010 figure 10. thd + n vs. frequency; r l = 4 ; pvdd = 7 v; p o = 0.5 w, p o = 2.5 w, p o = 5 w 100 10 0.001 0.01 0.1 1 10 10k 1k 100 100k thd + n (%) frequency (hz) pvdd = 7v r l = 2 ? + 7.5h gain = 9db edge = 0v mono = 5v p o = 2.5w p o = 0.5w 10198-011 p o = 3.5w figure 11. thd + n vs. frequency; r l = 2 ; mono mode; pvdd = 7 v; p o = 0.5 w, p o = 2.5 w, p o = 3.5 w figure 12. thd + n vs. frequency; r l = 8 ; pvdd = 12 v; p o = 2.5 w, p o = 5 w, p o = 7.5 w 100 10 0.001 0.01 0.1 1 10 10k 1k 100 100k thd + n (%) frequency (hz) pvdd = 12v r l = 4 ? + 15h gain = 9db edge = low p o = 5w p o = 2.5w p o = 10w 10198-013 figure 13. thd + n vs. frequency; r l = 4 ; pvdd = 12 v; p o = 2.5 w, p o = 5 w, p o = 10 w 100 10 0.001 0.01 0.1 1 10 10k 1k 100 100k thd + n (%) frequency (hz) pvdd = 12v r l = 4 ? + 7.5h gain = 9db edge = low mono = 5v p o = 5w 10198-014 p o = 0.5w p o = 2.5w figure 14. thd + n vs. frequency; r l = 2 ; mono mode; pvdd = 12 v; p o = 0.5 w, p o = 2.5 w, p o = 5 w
SSM3302 data sheet rev. 0 | page 10 of 20 100 10 0.001 0.01 0.1 1 10 10k 1k 100 100k thd + n (%) frequency (hz) 16 0 71 8 quiescent current (ma) supply voltage (v) 2 4 6 8 10 12 14 8 9 10 11 12 13 14 15 16 17 pvdd = 18v r l = 8 ? + 33h gain = 9db edge = low 4 ? + 15h 10198-018 no load 8 ? + 33h p o = 10w p o = 2.5w p o = 5w 10198-015 figure 15. thd + n vs. frequency; r l = 8 ; pvdd = 18 v; p o = 2.5 w, p o = 5 w, p o = 10 w 100 10 0.001 0.01 0.1 1 10 10k 1k 100 100k thd + n (%) frequency (hz) pvdd = 18v r l = 4 ? + 15h gain = 9db edge = 0 p o = 2.5w p o = 10w p o = 5w 10198-016 figure 16. thd + n vs. frequency; r l = 4 ; pvdd = 18 v; p o = 2.5 w, p o = 5 w, p o = 10 w 100 10 0.001 0.01 0.1 1 10 10k 1k 100 100k thd + n (%) frequency (hz) pvdd = 18v r l = 2 ? + 7.5h gain = 9db edge = 0 mono = 5v p o = 2.5w 10198-017 p o = 0.5w p o = 5w figure 17. thd + n vs. frequency; r l = 2 ; mono mode; pvdd = 18 v; p o = 0.5 w, p o = 2.5 w, p o = 5 w figure 18. quiescent current vs. supply voltage, r l = 8 + 33 h, no load, , r l = 4 + 15 h 16 0 71 8 quiescent current (ma) supply voltage (v) 2 4 6 8 10 12 14 8 9 10 11 12 13 14 15 16 17 10198-019 no load 2 ? + 7.5h 4 ? + 15h 25 0 7 maximum output power (w) supply voltage (v) 5 10 15 20 911131517 figure 19. quiescent current vs. supply voltage, mono mode, no load, r l = 4 + 15 h, r l = 2 + 7.5 h r l = 8 ? + 33h gain = 9db edge = 0 thd = 10% thd + n = 1% 10198-020 figure 20. maximum output power vs. supply voltage; r l = 8 ; thd + n = 1%, thd + n = 10%
data sheet SSM3302 rev. 0 | page 11 of 20 30 0 71 5 maximum output power (w) supply voltage (v) 5 10 15 20 25 8 9 10 11 12 13 14 r l = 4 ? + 15h gain = 9db edge = 0 thd = 10% 800 0 04 . 5 supply current (ma) output power (w) 100 200 300 400 500 600 700 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 pvdd = 7v pvdd = 12v thd + n = 1% 10198-021 pvdd = 18v r l = 4 ? + 15h gain = 9db regen = 5v 10198-024 figure 21. maximum output power vs. supply voltage; r l = 4 ; thd + n = 1%, thd + n = 10% 60 0 7 maximum output power (w) supply voltage (v) 10 20 30 40 50 911131517 r l = 2 ? + 7.5h gain = 9db edge = 0 mono thd = 10% thd = 1% 10198-022 figure 22. maximum output power vs. supply voltage; r l = 2 ; mono mode; thd + n = 1%, thd + n = 10% 800 0 05 . 0 supply current (ma) output power (w) 100 200 300 400 500 600 700 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 r l = 8 ? + 33h gain = 9db regen = 5v pvdd = 7v pvdd = 12v pvdd = 18v 10198-023 figure 23. supply current vs. output power into 8 ; pvdd = 7 v, pvdd = 12 v, pvdd = 18 v figure 24. supply current vs. output power into 4 ; pvdd = 7 v, pvdd = 12 v, pvdd = 18 v 3500 0 04 0 supply current (ma) output power (w) 500 1000 1500 2000 2500 3000 5 101520253035 pvdd = 12v r l = 2 ? + 7.5h gain = 9db regen = 5v pvdd = 18v 10198-025 pvdd = 7v figure 25. supply current vs. output power into 2 ; mono mode; pvdd = 7 v, pvdd = 12 v, pvdd = 18 v 100 90 80 70 60 50 0 10 20 30 40 05 30 25 20 15 10 efficiency (%) output power (w) pvdd =7v pvdd = 18v pvdd = 12v r l = 8 ? + 33h gain = 9db edge = low 10198-026 figure 26. efficiency vs. output power into 8 ; pvdd = 7 v, pvdd = 12 v, pvdd = 18 v
SSM3302 data sheet rev. 0 | page 12 of 20 100 90 80 70 60 50 0 10 20 30 40 05 30 25 20 15 10 efficiency (%) output power (w) pvdd = 7v pvdd = 18v 100 90 80 70 60 50 0 10 20 30 40 05 30 25 20 15 10 efficiency (%) output power (w) edge = high edge = low pvdd = 12v r l = 4 ? + 15h gain = 9db edge = low 10198-027 10198-030 figure 27. efficiency vs. output power into 4 ; pvdd = 7 v, pvdd = 12 v, pvdd = 18 v 100 90 80 70 60 50 0 10 20 30 40 05 40 3530 20 25 1510 efficiency (%) output power (w) pvdd = 7v pvdd = 18v 10198-028 pvdd = 12v r l = 2 ? + 7.5h gain = 9db edge = low figure 28. efficiency vs. output power into 2 ; mono mode; pvdd = 7 v, pvdd = 12 v, pvdd = 18 v 100 90 80 70 60 50 0 10 20 30 40 05 30 25 20 15 10 efficiency (%) output power (w) edge = high edge = low 10198-029 figure 29. efficiency vs. output power into 8 ; pvdd = 12 v; edge = high, edge = low figure 30. efficiency vs. output power into 4 ; pvdd = 12 v; edge = high, edge = low 100 90 80 70 60 50 0 10 20 30 40 05 35 25 30 20 15 10 efficiency (%) output power (w) edge = high edge = low 10198-031 figure 31. efficiency vs. output power into 2 ; mono mode; pvdd = 12 v; edge = high, edge = low 0 ?80 20 20,000 2,000 200 cmrr (db) frequency (hz) ?70 ?60 ?50 ?40 ?30 ?20 ?10 10198-032 figure 32. cmrr vs. frequency, v ripple = 100 mv rms, ac-coupled
data sheet SSM3302 rev. 0 | page 13 of 20 0 ?20 ?10 ?90 ?80 ?70 ?60 ?50 ?40 ?30 10 10k 1k 100 100k psrr (db) frequency (hz) 10198-033 figure 33. psrr vs. frequency, v ripple = 100 mv rms 0 ?20 ?120 ?100 ?80 ?60 ?40 10 10k 1k 100 100k crosstalk (db) frequency (hz) 10198-037 10198-038 v dd = 5v v a = 5v v b = 0v figure 35. turn-on response (showing sdnl pin or sdnr pin rising edge and output) 10198-039 figure 36. turn-off response (showing sdnl pin or sdnr pin falling edge and output) figure 34. crosstalk vs. frequency, p o = 0.5 w, r l = 8
SSM3302 data sheet rev. 0 | page 14 of 20 typical application circuits left input+ left input? SSM3302 10198-034 pvdd pgnd therm gain control 40k ? 40k ? modulator ( - ? ) fet driver inr+ inr? mono internal oscillator bias bootr+ bootr? outr+ outr? edge control sdnr gain control 40k ? 40k ? modulator ( - ? ) fet driver inl+ inl? bootl+ edge bootl? outl+ outl? sdnl bias gain vreg vreg/ avdd regen agnd 0.1f 0.1f 0.1f 0.1f right input? right input+ shutdown ? right shutdown ? left 0.22f 0.22f 0.22f 0.22f 2.2f emission control gain select r gain 5v regulator enable gain = 9db, 12db, 15db, 18db, or 24db 470f 10f 2 1f pv dd 7v to 18v overtemperature warning figure 37. stereo mode configuration
data sheet SSM3302 rev. 0 | page 15 of 20 input+ input? SSM3302 10198-035 pvdd pgnd therm gain control 40k? 40k? modulator ( - ? ) fet driver inr+ inr? mono internal oscillator bias bootr+ bootr? outr+ outr? edge control sdnr gain control 40k? 40k? modulator ( - ? ) fet driver inl+ inl? bootr+ edge bootr? outr+ outr? sdnl bias gain vreg vreg/ avdd regen agnd 0.1f 0.1f shutdown 0.22f 0.22f 0.22f 0.22f 2.2f emission control gain select r gain 5v regulator enable gain = 9db, 12db, 15db, 18db, or 24db 470f 10f 2 1f pv dd 7v to 18v overtemperature warning avdd figure 38. mono mode configuration
SSM3302 data sheet rev. 0 | page 16 of 20 applications information overview the SSM3302 stereo class-d audio amplifier features a filterless modulation scheme that greatly reduces the external component count, conserving board space and reducing system cost. the SSM3302 does not require an output filter; it relies on the inherent inductance of the speaker coil and the natural filtering of the speaker and human ear to recover the audio component of the square wave output. most class-d amplifiers use some variation of pulse-width modulation (pwm), but the SSM3302 uses - modulation to determine the switching pattern of the output devices, resulting in several important benefits. unlike pulse-width modulators, - modulators do not produce a sharp peak with many harmonics in the am broadcast band. in addition, - modulation reduces the amplitude of spectral components at high frequencies, reducing emi emission that might otherwise be radiated by speakers and long cable traces. due to the inherent spread spectrum nature of - modulation, the need for oscillator synchronization is elim- inated for designs incorporating multiple SSM3302 amplifiers. the SSM3302 also integrates overcurrent and overtemperature protection, as well as an overtemperature warning indicator pin. analog supply the SSM3302 includes an integrated low dropout (ldo) linear regulator to generate a 5 v supply for the input stage. this regulator can be enabled using the regen pin. this analog supply voltage is available at the vreg/avdd pin. connect a 2.2 f decoupling capacitor from this pin to the agnd pin. alternatively, an external 5 v analog supply can be connected to the avdd pin. in this case, tie regen low to disable the internal regulator. the internal 5 v regulator can supply up to 20 ma of current to the vreg pin if other analog circuits use the same supply. the regulator includes short-circuit protection, but no current limiter or other protection is provided. gain selection the preset gain of SSM3302 can be selected between 9 db and 24 db with one external resistor and no change to the input imped- ance. gain can be further adjusted to a user-defined setting by inserting series external resistors at the inputs. a major benefit of fixed input impedance is that there is no need to recalculate the input corner frequency (f c ) when gain is adjusted. the same input coupling components can be used for all gain settings. table 5. gain function descriptions gain setting (db) gain pin configuration 24 tie to avdd 18 tie to avdd through 47 k 15 open 12 tie to agnd through 47 k 9 tie to agnd amplifier protection the SSM3302 includes protection circuitry to prevent damage in case of overcurrent and overtemperature conditions. shorts across the output terminals, or between either terminal and pvdd or pgnd, are also detected; in this case, the output transistors do not switch until the fault is removed. if the temperature exceeds the threshold temperature (approxi- mately 145c), the chip is disabled until the temperature drops below the recovery threshold (85c). this hysteresis prevents rapid cycling of the output at high temperatures. additionally, a temperature warning signal is available on the therm pin. if the die temperature rises above 120c, a logic high is output on this pin. pop-and-click suppression voltage transients at the outputs of the audio amplifiers may occur when shutdown is activated or deactivated. voltage transients as small as 10 mv can be heard as an audible pop in the speaker. clicks and pops are defined as undesirable audible transients generated by the amplifier system that do not come from the system input signal. such transients may be generated when the amplifier system changes its operating mode. for example, system power-up and power-down can be sources of audible transients. the SSM3302 has a pop-and-click suppression architecture that reduces these output transients, resulting in noiseless activation and deactivation. emi noise the SSM3302 uses a proprietary modulation and spread spectrum technology to minimize emi emissions from the device. the SSM3302 can pass fcc class-b emissions testing with unshielded 20 inch cable using ferrite bead-based filtering. for applica tions that have difficulty passing fcc class-b emission tests, the SSM3302 includes a modulation select pin (ultralow emi emission mode) that significantly reduces the radiated emissions at the class-d outputs, particularly above 100 mhz. note that reducing the supply voltage greatly reduces radiated emissions. mono mode the SSM3302 can also be configured to stack its stereo outputs into a monaural amplifier configuration by enabling the mono output mode using the mono pin. the user can drive a load as small as 2 up to 20 w continuous output powera particularly useful feature for driving the subwoofer in a 2.1 audio system. to activate this operation, pull up the mono pin to the level of vreg/avdd. in mono mode, outl+ and outr+ (pin 2/pin 3 and pin 28/pin 29) provide the noninverting output, and outl? and outr? (pin 4/pin 5 and pin 26/pin 27) provide the inverting output. while the device is in mono mode, audio input is taken only from the left channel set of inputs: inl+ and inl? (pin 11 and pin 12).
data sheet SSM3302 rev. 0 | page 17 of 20 because the mono mode uses output sense circuitry attached to the left channel outputs, run pcb traces directly from the speaker to the left channel outputs and then extend the pcb traces to the right channel outputs. output modulation description the SSM3302 uses three-level, - output modulation. each output can swing from pgnd to pvdd and vice versa. ideally, when no input signal is present, the output differential voltage is 0 v because there is no need to generate a pulse. in a real-world situation, however, there are always noise sources present. due to this constant presence of noise, a differential pulse is occasionally generated in response to this stimulus. a small amount of current flows into the inductive load when the differential pulse is generated. however, most of the time, the output differential voltage is 0 v. this feature ensures that the current flowing through the inductive load is small. when the user sends an input signal, an output pulse is generated to follow the input voltage. the differential pulse density is increased by raising the input signal level. figure 39 depicts three- level, - output modulation with and without input stimulus. output > 0v +5v 0v outr+/ outl+ +5v 0v outr?/ outl? +5v 0v vout output < 0v +5v 0v outr+/ outl+ +5v 0v outr?/ outl? 0v ?5v vout output = 0v outr+/ outl+ +5v 0v +5v 0v outr?/ outl? +5v ?5v 0v vout 10198-036 layout as output power increases, care must be taken to lay out pcb traces and wires properly among the amplifier, load, and power supply; a poor layout increases voltage drops, consequently decreasing efficiency. a good practice is to use short, wide pcb tracks to decrease voltage drops and minimize inductance. for lowest dcr and minimum inductance, ensure that track widths are at least 200 mil for every inch of length and use 1 oz. or 2 oz. copper. use large traces for the power supply inputs and amplifier outputs. proper grounding guidelines help to improve audio performance, minimize crosstalk between channels, and prevent switching noise from coupling into the audio signal. to maintain high output swing and high peak output power, ensure that the pcb traces that connect the output pins to the load and supply pins are as wide as possible to maintain the minimum trace resistances. it is also recommended that a large ground plane be used for minimum impedances. in addition, good pcb layout isolates critical analog paths from sources of high interference. high frequency circuits (analog and digital) should be separated from low frequency circuits. properly designed multilayer pcbs can reduce emi emission and increase immunity to the rf field by a factor of 10 or more compared with double-sided boards. a multilayer board allows a complete layer to be used for the ground plane, whereas the ground plane side of a double-sided board is often disrupted by signal crossover. if the system has separate ground planes for small signal and high power connections, there should be no overlap between these planes. stitch the power plane to the SSM3302 exposed pad using multiple vias. proper layout improves heat conduction into the board, allowing operation at larger output power levels without overtemperature issues. input capacitor selection input capacitors are required if the input signal is not biased within the recommended input dc common-mode voltage range, if high-pass filtering is needed, or if a single-ended source is used. if high-pass filtering is needed at the input, the input capacitor and the input resistor of the SSM3302 form a high-pass filter with a corner frequency determined by the following equation: f c = 1/(2 r in c in ) the input capacitor can significantly affect the performance of the circuit. failure to use input capacitors degrades the output offset of the amplifier. bootstrap capacitors the output stage of the SSM3302 uses a high-side nmos driver, rather than pmos driver. to generate the gate drive voltage for the high-side nmos driver, a bootstrap capacitor for each output terminal acts as a floating power supply for the switching cycle. using 0.22 f ceramic capacitors with a voltage rating of 6.3 v or greater is recommended.
SSM3302 data sheet rev. 0 | page 18 of 20 power supply decoupling to ensure high efficiency, low total harmonic distortion, and high power supply rejection ratio, proper power supply decoupling is necessary. noise transients on the power supply lines are short-duration voltage spikes. these spikes can contain frequency components that extend into the hundreds of megahertz. decouple the power supply input with a good quality, low esl, low esr bulk capacitor larger than 220 f. this capacitor bypasses low frequency noises to the ground plane. for high frequency transient noises, place two separate 1 f capacitors as close as possible to the pvdd pins of the device. connect one of the 1 f capacitors between the left-side pvdd terminals and pgnd terminals, and connect the other 1 f capacitor between the right-side pvdd terminals and pgnd terminals. placing the decoupling capacitor as close as possible to the SSM3302 helps to achieve the best performance.
data sheet SSM3302 rev. 0 | page 19 of 20 outline dimensions 05-06-2011-a 0.50 bsc bottom view top view pin 1 indicator exposed pad p i n 1 i n d i c a t o r seating plane 0.05 max 0.02 nom 0.20 ref coplanarity 0.08 0.30 0.23 0.18 6.10 6.00 sq 5.90 0.80 0.75 0.70 for proper connection of the exposed pad, refer to the pin configuration and function descriptions section of this data sheet. 0.45 0.40 0.35 0.25 min 4.45 4.30 sq 4.25 compliant to jedec standards mo-220-wjjd. 40 1 11 20 21 30 31 10 figure 40. 40-lead lead free chip scale package [lfcsp_wq] 6 mm 6 mm body, very very thin quad (cp-40-10) dimensions shown in millimeters ordering gide model 1 temperature range package description package option SSM3302acpz ?40c to +85c 40-lead lead free chip scale package [lfcsp_wq] cp-40-10 SSM3302acpz-rl ?40c to +85c 40-lead lead free chip scale package [lfcsp_wq] cp-40-10 SSM3302acpz-r7 ?40c to +85c 40-lead lead free chip scale package [lfcsp_wq] cp-40-10 eval-SSM3302z evaluation board 1 z = rohs compliant part.
SSM3302 data sheet rev. 0 | page 20 of 20 notes ?2012 analog devices, inc. all rights reserved. trademarks and registered trademarks are the prop erty of their respective owners. d10198-0-2/12(0)

▲Up To Search▲

Price & Availability of SSM3302

	To Download SSM3302 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .